# Field Programmable Gate Arrays: Evaluation Report for Space-Flight Application

Mike Sandor Mike Davarpanah Kamal Soliman Steven Suszko Susan Mackey

September 15, 1992



Jet Propulsion Laboratory California Institute of Technology Pasadena, California The research described in this publication was carried out by the Jet Propulsion Laboratory (California Institute of Technology), Aerospace Corporation, Actel Corporation, Applied Physics Laboratory, GE Astro Space, Hughes Aircraft, TRW, Magnavox Electronics Systems Company, and the National Aeronautics and Space Administration.

Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not constitute or imply its endorsement by the United States Government or the sponsors named above.

### SPECIAL ACKNOWLEDGEMENT

The content of this report was provided by the following organizations:

JET PROPULSION LABORATORY

AEROSPACE CORPORATION

**ACTEL CORPORATION** 

APPLIED PHYSICS LABORATORY

GE ASTRO SPACE

**HUGHES AIRCRAFT** 

TRW

MAGNAVOX ELECTRONICS SYSTEMS COMPANY

This publication was prepared by the Jet Propulsion Laboratory, California Institute of Technology under agreement with the aforesaid consortium members and others whose work contributed to the overall FPGA evaluation. It is distributed for information purposes only.

#### **ABSTRACT**

Field Programmable Gate Arrays commonly called FPGA's are the newer generation of field programmable devices and offer more flexibility in the logic modules they incorporate and in how they are interconnected. The flexibility, the number of logic building blocks available, and the high gate densities achievable are why users find FPGA's attractive. These attributes are important in reducing product development costs and shortening the development cycle. The aerospace community is interested in incorporating this new generation of field programmable technology in space applications. To this end a consortium was formed to evaluate the quality, reliability, and radiation performance of FPGA's. This report presents the test results on FPGA parts provided by ACTEL Corporation.

# TABLE OF CONTENTS

Acronyn	ns	v i
Section	1.0 General	1
	Background	3
1.2	Introduction	3
1.3	Destructive Physical Analysis	4
1.4	Radiation Total Dose	5
	Single Event Effects	6
1.6	Electrical Characterization / Life Test	6
	Conclusions	7
	ACTEL FPGA Reported Results (table)	9
Section	2.0 Actel 1020 (2 μm)	11
2.1	Radiation Data Total Dose	13
2.2	Radiation Data SEU	33
	DPA Product Analysis/Step Coverage	39
	Calculation of Current Density	69
	Electrical Characterization Data	83
	Life Test Results	99
	Anomalous Behavior of Device Inputs	103
	Radiation Data Dose Rate	109
	(See Subsection 3.1)	107
Section	3.0 Actel 1280 (1.2 µm)	111
3.1	Radiation Data Dose Rate (ACT I&II)	
	Magnavox	113
	TRW	123
3.2	Radiation Data SEU	141
3.3	DPA Product Analysis/Step Coverage	145
3.4	Calculation of Current Density	181
3.5	Electrical Characterization Data	187
	Life Test Results (500 hr)	227
	Radiation Data Total Dose	
Section	4.0 Actel 1020A (1.2 μm)	257
	Radiation Data Total Dose	
	Current Density/Step Coverage	265
4.3	Life Test/Characterization	273

#### **ACRONYMS**

AC alternating current

ASIC Application Specific Integrated Circuit

BPSG borophosphosilicate glass

DPA destructive physical analysis

FPGA Field Programmable Gate Array

I/O input/output

IOL current output low

LET linear energy transfer

m A milliamps

MeV million electron volts

PIE post-irradiation effects

PIP Parts Information Program

SEE single event effects

SEM scanning electron microscope

SEU single event upset

TID total ionizing dose

TPHL transition propagation delay high to low

TPLH transition propagation delay low to high

## SECTION 1.0 GENERAL

#### 1.1 BACKGROUND


ACTEL Corporation's Field Programmable Gate Arrays (FPGA's) have been of interest to the aerospace community for the last two years. The Electronics Parts Reliability Section of the Jet Propulsion Laboratory started evaluating the ACT I A1010/A1020 (2-µm process) product family only to discover that this series was to be discontinued. The new enhanced ACT II A1280 (1.2-µm process) family was to be the replacement and would provide higher density and an attractive option to both JPL and the aerospace community. The early evaluations begun on the ACT I continued to the ACT II family through a consortium that was formed between IPL. Aerospace Corporation, TRW, and Hughes Space and Communication Division. This consortium was a means to expedite the ACT II evaluation. Aerospace Corporation volunteered to perform SEU testing, TRW would do transient dose rate, Hughes Space Division would do TID, and JPL would do construction analysis, electrical characterization, life test, coordinate the activities, and write the final report. ACTEL provided military temperature screened, unprogrammed parts to the various consortium members for their evaluations. Besides the original consortium members, other interested parties such as Applied Physics Laboratory (APL), Magnavox Electronic Systems, and GE Astro Space were conducting radiation tolerance evaluations. Their findings are also included in this report.

The information and knowledge obtained are the culmination of effort and successful collaboration of the consortium and others. The test results and performance data retrieved demonstrate the value of a consortium sharing information and thus reducing costs and schedules for all.

#### 1.2 INTRODUCTION

ACTEL-designed Field Programmable Gate Arrays (FPGA's) manufactured by Matsushita Electronics Corporation have been evaluated for their suitability in space applications. The FPGA's are manufactured on a commercial manufacturing process as opposed to a radiation-hardened manufacturing process. A number of design and cost tradeoffs make the commercial FPGA an attractive alternative to other ASIC technologies. The short design cycle and relatively low cost are an immediate advantage. ACTEL's proven oxide-nitride-oxide antifuse reliability also warranted looking at these FPGA's for space applications.

The areas of special interest and evaluation conducted by JPL and others included metalization integrity, radiation tolerance from total dose damage, single event effects sensitivity,



and device latchup caused from heavy ions. In addition a number of parts were put on life test. They were examined using destructive physical analysis methods before and after 2000 hr of life. From some of the data and analysis some lifetime predictions were made within the constraint of design rules and particular application. Because the ACTEL FPGA is not manufactured on a radiation-hardened process, it is important to review the results in light of the inherent capabilities of the device and design with the current process technology. With this in mind, some standard benchmark can be established to give the user some guidance for performance. The results reported do not always agree because test methods and device configurations were not identical. However, based on the data obtained and assimilated an expected level of behavior can be predicted for the FPGA devices. It is up to the user to do further testing if needed to satisfy a more stringent requirement. This report and its findings in general support the ACTEL FPGA technology for some space applications and conditions.

The report is divided into four sections. The first section is the general section comprising the general comments and conclusions by JPL. The remaining sections are a summary of the work and supporting data for the A1020 (2- $\mu$ m), A1280 (1.2- $\mu$ m), and A1020A (1.2- $\mu$ m) FPGA's. The sources and authors for these summaries are referenced. The work was done independently yet together completes the objective to evaluate the FPGA technology. The technical content of the charts and graphs is presented exactly as taken from the sources. Interpretation is left to the reader because the data were from limited sample sizes, which may not be statistically valid.

### 1.3 DESTRUCTIVE PHYSICAL ANALYSIS EVALUATION

The work done by JPL focused on destructive physical analysis for the A1020 (2.0  $\mu$ m) and 1280 (1.2  $\mu$ m). Devices from these two FPGA technologies were examined in detail by cross-section analysis of all materials and their respective thickness and interface pattern. The DPA reports for the ACT I A1020 and ACT II A1280 are included as JPL PIP report Nos. 304 and 305. In general the die structures and measurements made from SEM photographs were in agreement with information provided by ACTEL.

The only concern is the evidence of metal-2 thinning in a via step to metal-1 and in metal step coverage in BPSG cuts to poly and silicon contacts. The measured thickness was 25% or less of nominal metal thickness. This violates MIL-STD-883 Method 2018.3 paragraph 3.7.2. This limited metal step coverage was seen in both the 2.0- $\mu$ m and 1.2- $\mu$ m technology and corroborated by evaluation at TRW. The 1.2- $\mu$ m technology is more aggravated because of the scaling effects of metal and subsequent smaller via and contact sizes.

In order to ascertain the reliability risk created by the step coverage, current density calculations were done for single contacts. MIL-STD-883 allows a current density of less than  $2.0E+05~A/cm^2$  if the step coverage is 30% minimum for a geometry less than 1.5  $\mu m$ . With this current density limit no electromigration problems are predicted assuming nominal operating conditions. The current density calculations done for the 2.0-µm technology showed the worst case for a single contact is 1.06E+05 A/cm<sup>2</sup> with 23.5% step coverage. This does not meet MIL-STD-883 but can be waived for some noncritical applications if the operating temperature is less than 90°C. The assumption being that by ACTEL's design rules a single contact is limited to 1 mA for the internal transistors which are doing AC logic switching. Input and output transistors have multiple contacts for current sharing and were not an issue. The 2-µm process electromigration lifetime calculation approximates 10 years (at 125°C) and 70 years (at 90°C) for ttf<sub>.01</sub> with a 50% duty cycle. This is acceptable provided the 1-mA current limit assumption is valid. The 1.2-µm process has a current density of 2.89E+05 A/cm<sup>2</sup> (12.5% metal step coverage). The predicted life is 1.5 years (at 125°C) and 10 years (at 90°C). The scaled technology is more at risk unless operating temperatures are kept below 90°C. Note that ttf\_01 indicates that 1 single contact or via out of 10,000 will fail given a log-normal failure distribution.

#### 1.4 RADIATION TOTAL DOSE

Total dose testing was done on the A1010 and A1020 (2.0-µm) devices. One reported result for total dose is 150 krads (Si) with no functional and no post-irradiation effects (PIE) on parametric failures within 7 days of biased anneal. Icc standby leakage, input leakage, and output leakage demonstrated recovery to specification limits, or better. Other total dose tests have reported up to 300 krads (Si) with no failures. There were no PIE evaluations with the higher exposures. Based on the small sample size tested the A1010/A1020 devices are assured to 100 krad (Si).

The A1020A (1.2  $\mu$ m) has shown functional failures between 100 krad (Si) and 200 krad (Si). These devices have shown recovery of the dynamic operating leakage current within 24 hr of anneal after 200 krad (Si) exposure.

The A1280 (1.2  $\mu$ m) had functional failures at 5 krad (Si), 20 krad (Si), and 70 krad (Si) at 0 hr of post-irradiation testing. Functional recovery varied from 1 hr with ambient anneal to 24 hr with temperature anneal. Icc static leakage reached levels as high as 150 mA after irradiation with 125°C anneal. It is fair to state that the 1.2- $\mu$ m device total dose results are less conclusive

than those for the 2.0- $\mu$ m devices, and more radiation characterization is needed. It appears at this time that the A1280 does not have much TID tolerance beyond a few krads.

### 1.5 SINGLE EVENT EFFECTS

The ACTEL A1010/A1020 (2.0- $\mu$ m technology) and A1020A (1.2- $\mu$ m technology) were characterized for SEE. A ripple counter was configured by utilizing a number of ACTEL macro's and I/O's. The devices were bombarded with different heavy ion beams at variable flux. The devices exhibited no latchup at LET  $\leq$  120 MeV/(mg/cm<sup>2</sup>). The upsets have been detected at LET  $\geq$  22 MeV/(mg/cm<sup>2</sup>). The asymptotic cross section reported by APL was 2.3 x 10<sup>-6</sup> cm<sup>2</sup>/bit. The number reported by Aerospace Corporation was 1 x 10<sup>-4</sup> cm<sup>2</sup>/bit.

Another test of the 2- $\mu$ m technology parts using a multiple twisted ring counter containing up to 100 vulnerable bits showed an upset threshold at LET  $\geq$  15 MeV/(mg/cm²). These results were consistent at 100°C. It should be noted that the 2- $\mu$ m technology uses only C-modules and this explains why the SEU performance is more consistent.

The ACTEL A1280 (1.2- $\mu$ m technology) was evaluated using C-modules and S-modules. The measured effective LET is > 15 MeV/(mg/cm²) for the C-module and < 5 MeV/(mg/cm²) for the S-module. It is fair to conclude that designs using the A1280 will have lower LET thresholds compared to those using A1010/A1020. This limitation is the result of the S-modules.

# 1.6 ELECTRICAL CHARACTERIZATION AND LIFE TEST

The ACTEL 1020 was put on life test at T=125°C and Vcc=5.0 V. It successfully passed functional and parametric testing after 2000 hr. Some AC tests such as TPLH and TPHL failed the 5-V test limit marginally on select pins. These AC failures may possibly be attributed to test setup or fixture problems. An example of electrical characterization tests performed for the life tests is given in Subsection 2.5.

The ACTEL 1280 was put on life test at T=125°C and Vcc=5.0 V. It successfully passed functional and parametric testing after 500 hr. The units were put back on test but further results were not available for publication of this report. An example of electrical characterization tests for life test is given in Subsection 3.5.

The ACTEL 1020A was put on life test at  $T=175^{\circ}C$  and Vcc=5.75 V. It successfully passed functional testing after 2000 hr. It was shown that one parametric test (IOL) exhibited a delta of between 12% and 18% of the original reading. This occurred on the majority of units and

most device pins tested for IOL. All other parametrics tested demonstrated less than 5% change throughout the life test. There was no failure analysis done on these parts to determine the apparent cause of the IOL drift. Graphs for the IOL test characterization can be found in Subsection 4.2.

#### 1.7 CONCLUSIONS

The objective of evaluating the ACTEL FPGA's (manufactured by Matsushita) was to determine their present capability and future potential for space applications. The ACTEL technology and FPGA architecture are among many available to the aerospace community. However the ACTEL products were chosen as having more radiation tolerance in earlier investigations. Therefore a more thorough review and evaluation was warranted and now successfully completed by the aerospace community.

Two important requirements for space application are product reliability and quality. To evaluate these, there was examination of the manufacturing process using destructive physical analysis methods. In addition product life tests were conducted. The life tests and DPA evaluation were directed toward giving insight into whether the technology and product could meet the stringent standards necessary for space applications. All space projects and designs will have different part standards and requirements. But some minimum level of reliability must be assured to be deemed acceptable by the aerospace community. The one concern as a result of the DPA is the poor quality of metal step coverage. The A1010/A1020 (2 µm) is acceptable provided a 20% minimum step coverage in contacts and vias is met by the manufacturer and the application temperature is limited to 90°C. The A1280 (1.2 µm) and the A1020A (1.2 µm) are not recommended at this time because mission lifetime is jeopardized due to possible electromigration. Product life testing also showed evidence that some parameters may change. To insure against these changes a delta criteria is recommended as part of the screening flow or life tests.

The radiation data collectively for the A1010/A1020 show the product to have an acceptable TID tolerance for some space applications. The total dose achieved without any hard failures is at or slightly above 100 krads (Si). SEU LET thresholds appear to be in the 15 to 25 MeV/(mg/cm<sup>2</sup>) range. There was no latchup observed for LET  $\leq$  120 MeV/(mg/cm<sup>2</sup>).

The A1280 is more vulnerable to SEU, because by design it is comprised of C-modules and S-modules. The S-module LET threshold is less than 5 MeV/(mg/cm<sup>2</sup>). The total dose for the A1280 is at 5 krads (Si), significantly less than that for the A1010/A1020. Further study of the A1280 is needed to understand its limited performance.

In summary we hope this report provides useful information to all space application users. It was through the cooperation of all who participated and those who contributed information that a much better understanding of the FPGA's performance as a radiation hard and reliable device has been achieved.

24
0
Ã
国
~

4	-
7	ì
>	~
-	щ

	notes	(a) @13 rad/sec (b) @79 rad/sec (c) for t50 single critical contact failure (d) cross-section = 2.3E-8 cm <sup>2</sup> /bit (e) reported by Magnavox Electronics Cn	(f) 5/5 nonfunctional @ O-hr post irradiation @20 krad Idd - 150 ma max(125°C; 48 hrs)		Į			1	<u> </u>		İ
	COMMENTS				Room to 100°C	Room to 100°C Room to 100°C	Room to 100°C Room to 100°C	geosynchronous orbit geosynchronous orbit geosynchronous orbit	IOL drift recorded was 12-18% Marginal AC performance	Ea – 0.63 ev (electromigration) Ea – 0.63 ev (electromigration) Ea – 0.63 ev (electromigration)	Output Transients Permanent Data Errors Output Transients
	AEROSPACE				5 Mev-cm <sup>2</sup> /mg	23 Mev-cm <sup>2</sup> /mg	Nuil @ 15-120 LET Nuil @ 15-120 LET	3E.7 upset/bit-day 1E.6 upset/bit-day 1E.7 upset/bit-day			
ED RESULTS	GE ASTRO			150 krads (Si)							
. FPGA REPORTED RESULTS	APL	(a)		(a) 300 krads (Si) 5 krads (Si) 100 krads (Si)	(d) 25 Mev-cm <sup>2</sup> /mg	(d) 22 Mev-cm <sup>2</sup> /mg		1E-8 errors/bit-day 1E-7 errors/bit-day			
1.8 ACTEL	TRW	4.5-20% (contactivis)	1.10E+05 Alcm <sup>2</sup>	(b) 100 krads (S)					44/44 @ 2000 hrs	1.9yrs @ 130°C	5.5E8 rads/sec 1E9 rads/sec (e) 2E9 rads/sec
	НАС			(f) 20 krads (Si)							
	JPL	23.5% in via 12.5% in via	1.08E + 05 A/cm <sup>2</sup> 2.89E + 05 A/cm <sup>2</sup>						10/10 @ 2000 hrs 10/10 @ 500 hrs	(c) 16.2yrs @ 130°C (c) 2.2yrs @ 130°C	
		Metal Step Coverage A1010/A1020 A1280 A1020A	A10/A1020 A1280 A1220A	Total Dose A1010/A1020 A1280 A1020A	SEU (LEI TR) A1010/A1020-C cell A1280-S cell A1010/A1020-C cell	A1280-C cell A1020A-C cell	LATCHUP A1010/A1020 A1280	Upset Rate A1010/A1020 A1280-S A1280-C	Life Test(pass) A1020A A1020 A1280	A1020 (2 micron) A1020A (1.2 micron) A1280 (1.2 micron)	A1280 (1.2 micron) A1280 (1.2 micron) A1020 (2 micron)


SECTION 2.0 Actel 1020 (2 μm)

	±
	·

### SECTION 2.1 Radiation Data Total Dose

•

# GE ASTRO SPACE SUMMARY REPORT RADIATION TOTAL DOSE GRAPHS

PRODUCT: CMOS FIELD PROGRAMMABLE GATE ARRAY


MANUFACTURING BY: MATSUSHITA

DEVICE: ACT1010(1020) 2 MICRON


EVALUATED BY: GE ASTRO SPACE

REF: INTERNAL REPORT(J.M.LOMAN)"RADIATION TESTING OF ACT1010 PROGRAMMABLE GATE ARRAYS"


ACTEL Gate Array Supply Current Performance as a Function of Total Dose. The parametric mean and (mean + 3sigma) are plotted on the curve. The electrical specification from the ACTEL catalog was specified at a maximum of




ACTEL Gate Array Input Leakage Current Low (IIL) as a Function of Total Dose. The electrical specification for IIL in the ACTEL catalog is between +/- 10 µA prior to radiation




(A<sub>II</sub>) JII




ACTEL Gate Array Output Voltage High (VOH) as a Function of Total Dose. The electrical specification for VOH in the ACTEL catalog is a minimum




Post Rebound Dose. The electrical specification for VOL in the ACTEL catalog is a maximum ACTEL Gate Array Output Voltage Low (VOL) as a Function of Total Output Low Voltage Versus Dose mean Electrical Specification - 0.4 volts mean +3sigma 100 DOSE (kRads) of 0.4 volts. 0.5 0.6 **f** 0.4 0.3 0.1 T 0.5 0.0 (volts)






ACTEL Gate Array Propagation Delay High to Low - Pin #14 plotted as a




TPHL PIN # 14 (nS)

ACTEL Gate Array Propagation Delay High to Low - Pin #18 plotted as a




(Sn) 81 # VI9 JH9T

ACTEL Gate Array Propagation Delay High to Low - Pin #3 plotted as a function of Total Dose. The worst case variations on the propagation delay time are represented by the mean +3sigma.



TPHL PIN # 3 (nS)

ACTEL Gate Array Propagation Delay High to Low - Pin #4 plotted as a




(Su) † # NId THdL

Post Rebound ACTEL Gate Array Propagation Delay Low to High - Pin #18 plotted as a function of Total Dose. The worst case variations on the propagation delay time are represented by the mean +3sigma. This propagation delay time is with Propagation Delay Pin #18 Versus Dose DOSE (kRads) mean mean +3sigma respect to pin 19 only. 324 1  $\frac{12}{1}$ **∞** 16 24-201 **28** 


(Sn) 81 # VIG H19T

ACTEL Gate Array Propagation Delay Low to High - Pin #5 plotted as a




(Sn) & # VIA HJ9T

ACTEL Gate Array Propagation Delay Low to High - Pin #3 plotted as a function of Total Dose. The worst case variations on the propagation delay time




TPLH PIN # 3 (nS)

ACTEL Gate Array Propagation Delay Low to High - Pin #14 plotted as a function of Total Dose. The worst case variations on the propagation delay time



TPLH PIN # 14 (nS)

ACTEL Gate Array Propagation Delay Low to High - Pin #14 plotted as a function of Total Dose. The worst case variations on the propagation delay time



(Su) ## NId H7dL

. •	

### SECTION 2.2 Radiation Data SEU

•	
•	

### AEROSPACE CORPORATION SUMMARY REPORT

PRODUCT: CMOS FIELD PROGRAMMABLE GATE ARRAY

MANUFACTURING BY: MATSUSHITA

DEVICE: ACT1010/ACT1020 (2.0 micron); ACT1280 (1.2 micron)

**EVALUATED BY: AEROSPACE CORPORATION** 

Ref. (1)Single Event Effects Testing Report by R.Koga

Ref. (2)Single Event Upset and Latchup Susceptibilities of Actel A1280 CMOS

Field Programmable Gate Array Report by R.Koga & S.J.Hansel

### **FVALUATIONS:**

### A1280 SINGLE EVENT UPSET (SEU) and LATCHUP SUSCEPTIBILITY

Data was taken on four devices each of which was programmed using four sequential ring counters and four combinatorial ring counters. Each device module was programmed as a multiple twisted ring counter using 60 D-type flip-flops. All programming was accomplished with antifuse elements. The programming was performed by ACTEL.

The test measurement was accomplished by by comparing the correct output signature of an unexposed device to the device that is exposed to the ion beam. Each device tested is exposed to a number of cycles while a sufficient number of output errors is accumulated and recorded. During exposure the power supply current was also monitored to detect latchup. SEU and latchup measurements were taken at room temperature and at 100°C.

Test results show that null latchup results were measured at the effective LET's ranging from 15 to 120 Mev/(mg/cm2). The SEU measurements were taken and plotted as (cm2/240 flip-flops) vs LET[MeV/(mg/cm2)]; See figure 3. Examination of the data shows that C-modules are less vulnerable than S-modues for SEU. At 100°C the results are identical.

### A1010/A1020 SINGLE EVENT UPSET (SEU) and LATCHUP SUSCEPTIBILITY


The parts evaluated for SEU were exposed to Xe(603 MeV), Kr(380 MeV), Cu(290 MeV), and Ar (180 MeV) ion beams. They were programmed as multiple twisted ring counters each of which was 10 bits long. The A1010 and A1020 were programmed to hold four and five ring counters which contained 40 and 50 vulnerable bits.


The test measurement was done similarly as described for the A1280.

Test results show that null latchup results were measured at the effective LET's ranging from 15 to 120 Mev/(mg/cm2). The SEU measurements were taken and plotted as (cm2/ 40 or 50 flip-flops) vs LET[MeV/(mg/cm2)]. From the data it is seen that the A1010 and A1020 have similar susceptibilities. The test results at 80°C and 100°C are nearly identical to those at room temperature. Null latchup were measured at effective LETs ranging from 15 to 120 MeV/(mg/cm2). See figure 4 and 5.

Post SEU testing of antifuses at 100°C revealed some errors. However it is speculated these errors were the result of using commercial devices rated and tested to 70°C. There was also some indication of mishandling the parts after SEU testing.

34





### APPLIED PHYSICS LABORATORY SUMMARY REPORT

PRODUCT: CMOS FIELD PROGRAMMABLE GATE ARRAY

**MANUFACTURING BY: MATSUSHITA** 

DEVICE: ACT1020 (2.0 micron) and ACT1020A(1.2 micron)

**EVALUATED BY: APPLIED PHYSICS LABORTORY** 

Ref: Internal Report "Electrical and Radiation Qualification Methods for Field


Programmable Gate Arrays in Space Applications"

### **EVALUATIONS:**

### SINGLE EVENT UPSET (SEU)

SEU sensitivity for the original 1020 and the scaled version (1020A) were evaluated for cross-sections. Parts evaluated were programmed using 547 logic modules in a chain of 262 flip-flops. Detection and counting would result if any upset would occur in the chain. After an occurence a reset would be initiated.

Test results for both versions were consistent. The asymptotic cross-section for both versions was 2.3 x 10E-6 cm2/bit. The threshold Linear Energy Transfer for the 1020 was 25 MeV-cm2/mg while the threshold for the scaled version was about 22 MeV-cm2/mg.



### SECTION 2.3 DPA Product Analysis/Step Coverage


### PARTS INFORMATION PROGRAM

### ELECTRONIC PARTS RELIABILITY SECTION

	PIP	NO. <u>304</u>
<b>~</b> 1		



DATE 7 April 1992

### SUBJECT:

Preliminary Product Analysis (PA) of ACT-1020B CMOS Field Programmable Gate Array (FPGA) device manufactured by Actel Corp.

### **SUMMARY:**

One ACT-1020B FPGA CMOS device in pin grid array (PGA) package was submitted to the JPL LSI group for destructive product analysis. This PA effort is a part of the JPL/NASA Quality Assurance Program for selection and qualification of field programmable logic array devices considered for use in flight hardware systems for the Earth Observation System (EOS) and Cassini Missions. The evaluation results provide initial insight into the quality of FPGA Si-chip materials structures, and identify antifuse oxide/nitride/oxide (ONO) dielectric and poly structure of programmable logic cell with fused and intact ONO patterns, as shown in Figures 7d, 11b and 12b.

The FPGA chip top passivation utilizes two-level dielectric of nitride on SiO<sub>2</sub>. The chip has two-level (Si- and cu-doped aluminum) metal interconnections; metal-2 interconnects with metal-1, and metal-1 interfaces with poly and Si contacts. The chip intrametal dielectric is a two-layer (unplanarized) Spin-on Oxide (SOG) on Low Temperature Oxide (LTO). The chip two-pattern polysilicon is; gate-poly on thin gate oxide, and PAL-poly on ONO. All poly patterns and thick field oxide are covered by a thin nitride film prior to BPSG deposition. Local oxidation is used for thick field oxide lateral isolation of FPGA cells and MOS transistors. The device requires a single source 5.0 V supply. The attached manufacturer's data sheets provide detailed information on electrical and environmental functionality of the 1020B CMOS FPGA device.

### SOURCE OF INFORMATION:

JPL LSI Engineering Group, Section 514, S. Suszko.

FOR ADDITIONAL INFORMATION CONTACT: Stefan Suszko EXT: 4-7709

PPROVED: Group Supervisor - LSI Engineering

MIEHINGHATLY STREET

### Overview of Package and FPGA Chip Optical and SEM Examinations:

Figures 1a through 12d are optical and scanning electron microscope (SEM) photo views, which, together with captions, provide detailed examples for identification and definition of FPGA 1020B Si-chip materials structures, their interface integrity, and dimensions. See Table I.

1) SEM Examination of Chip Laterally Exposed Metal Interconnections: Figures 2a through 4c show exposed metal-2 with good contact alignment to metal-1. Though there are unusual metal-2 step features over SOG and LTO dips above metal-1 contacts, these are not metal-2 to metal-1 contacts, as shown in Figures 2d, 3d, and 4c. These metal-2 steps only replicate unplanarized intrametal SOG and LTO over metal-1 contacts.

Figures 5a through 6d are scanning electron microscope (SEM) photo views of exposed metal-2 and metal-1 interconnections showing contact patterns and step coverage (after removal of intrametal SOG and LTO).

Figures 7a through 7d are SEM photo views of exposed MOS transistor cells with thin nitride film over field oxide, gate poly patterns, and programmable array cells (PAL) poly patterns, and exposed contacts to poly and Si (after removal of two-level metal and interlevel dielectrics).

2) <u>SEM Examination of Two FPGA Chip Cross-Sectioned Segments</u>: Figures 8a through 10b are SEM photo views which show cross-sectioned details of metal-2 to metal-1 contacts, and metal-1 to poly and Si contacts, and features of via cuts in BPSG for metal-1 contact interface to poly and Si.

Figures 10c and 10d show identified details of poly gate length and thickness structure with sidewall oxide for  $L_{\text{DD}},$  and effective channel length. A pattern of thin nitride film over poly oxide and field oxide is identified in Figure 10d.

Figures 11a through 12d show cross-sectioned details of PAL-cell poly on ONO dielectric structure (at 0° and 90° cross-sectioned segments) with intact ONO between poly and Si, and with fused (programmed) poly to Si through 1000 Å thick ONO dielectric, (as in poly to Si buried contact).

For dimensions of materials structures on Si, and Si-chip, see Table I.

### Conclusions

Evaluation results of the Actel FPGA 1020B Si chip show evidence of metal-2 thinning in via step coverage to metal-1 contacts, with 0.25  $\mu m$ 

3 PIP 304

step coverage thickness, or 25% of nominal 1  $\mu$ m thick metal-2 (Figure 8b). A similar thinning effect is also evidenced in metal-1 step coverage in BPSG aperture cuts to poly and Si contacts; with minimum metal-1 step coverage thickness of 0.2  $\mu$ m or =30% of the 0.85  $\mu$ m nominal thickness as shown in Figures 8c through 9d. The thickness quality of metal step coverage as shown in these figures does not meet the acceptance criteria of MIL-STD 883C.

However, reliability data may be acceptable to pass this metal step coverage in contacts for current density requirements according to MIL-M-38510, as calculated by Mike Sandor of JPL (Ref: JPL IOM 514-F-038-92, dated 2/14/92) Calculation of Current Density for Actel 2  $\mu \rm m$  Technology FPGA Devices. This FPGA technology is several years old and the reliability data base on it is new and still evolving. See the manufacturer's reliability report and data sheets for details of the functional characteristics of this device. According to Actel information, the first production run of 1020B FPGA devices started in late 1989. For additional details, contact M. Davarpanah, JPL component specialist.

### NOTE

The Actel data sheets for the ACT 1010/1020 FPGA chip refer to the fab-process description for this device as "2  $\mu$ m". (See Data Sheet, Table 1).

However, JPL product analysis results of the FPGA device, with package markings A1020 and chip logo ACT1020B, reveal and identify the poly gate length of this chip to be approximately 1.4  $\mu \rm m$  and the effective channel length 1.24  $\mu \rm m$ , as shown in Figures 1a, 1f, 10c, and 10d.

These dimensional results show the poly gate and effective channel length fab-process more closely approximates 1.5 or 1.2  $\mu$ m, rather than the 2  $\mu$ m definition.

This dimensional description and issue for Actel FPGA devices 1020, 1020A, and 1020B needs to be specifically identified in Actel's data sheets for each device type, together with corresponding package/lid markings in terms of quality assurance specifying FPGA chip type in ceramic package.

### Procedure:

This evaluation was performed on one device in accordance with MIL-STD 883C, Methods for Microcircuits.

The chip was extracted from its PGA package, backscribed and cleaved into four segments.

Two chip segments were used for lateral selective exposure and removal of chip materials levels. The other two chip segments were prepared as cross-section samples and examined for definition and identification of chip materials layers on Si, their interface integrity and thickness dimensions (see Table I). Optical and SEM examinations were performed prior to and after each level of chip materials exposure, and X-ray spectroscopic analysis was used for identification of chip materials composition.

Table I. Physical Dimensions of ACT 1020B Die and Die Structures


	Die/Die Structures	Dimensions
1	Die material: Si and size	■ 8.8 x 9.2 μm
2	Die passivation: Nitride on $SiO_2$	= 1.2 μm
3	Die metallization: Si-and-cu doped Al two-	· ·
	level interconnect, metal-2 top and metal-1 bottom level	
4	Metal-2 thickness	■ 1. μm
5	Metal-2 step thickness in vias	■ 0.25 μm
6	Metal-2 line width	≈ 4. μm
7	Metal-1 thickness	≃ 0.85 μm
8	Metal-1 step thickness in BPSG apertures	= 0.2 μm
9	Intrametal dielectric SOG on LTO (not	· .
	planarized) thickness	<b>≈</b> 0.65 μm
10	BPSG thickness	■ 0.75 μm
11	Thin nitride thickness on field oxide	≈ 800. Å
12	Field oxide thickness	$= 0.75  \mu \text{m}$
13	Gate poly thickness	<b>=</b> 0.35 μm
14	Poly gate length	≈ 1.45 μm
15	Effective chan-length	= 1.24 μm
16	Gate oxide thickness	≃ 250. Å
17	ONO thickness	≃ 1000. Å
18	PAL-poly thickness	≠ 0.35 μm
19	Contact dia to poly and Si	<b>=</b> 2. μm

NOTE: The chip materials dimensions were derived from SEM photo figures using the SEM calibration reference line and magnification factor.


# OPTICAL PHOTO VIEWS OF ACTEL/MAT CMOS-PAL DEVICE IN PGA PACKAGE AND EXPOSED SI-CHIP IN PACKAGE CAVITY, AND CHIP CIRCUIT SEGMENTS (2 µm PROC).



1.5X view of PGA ceramic package with metal lid and markings. Figure la.




frame with wire bonds to chip pads. cavity with PAL chip and lead 3.5X view of exposed package Figure 1b.



interconnect and nitride passivation. 200X view of PAL chip circuit segment with 2-level metal

Figure 1c.




250X view of chip circuit segment with metal interconnections and nitride passivation. Figure 1d.

**PROTECTION** 

INPUT

CHIP PAD.

# SEM PHOTO VIEWS OF ACTEL-PAL CHIP CIRCUIT SEGMENTS.




70X view of die corner dicing features and attach fillet. Figure le.


200X view of chip segment



with logo. Figure 1f.




compression features to die pad. 500X view of Al-wire bond Figure 1g.




1kX view of nitride passivation morphology over chip metal interconnections. Figure !h.

# SEM PHOTO VIEWS OF EXPOSED TOP LEVEL AL-METAL-2 INTERCONNECT WITH CONTACTS TO METAL-1 AND STEP COVERAGE FEATURES (TOP NITRIDE AND SIO2 REMOVED).




2kX view of exposed metal-2 line widths and contacts.

5kX view of metal-2 line width pattern.




coverage and contacts to metal-1. 2kX side view of metal-2 step 2c. Figure



coverage features over SOG and 5kX side view of metal-2 step contacts of metal-1. Figure 2d.

5kX side view of metal-2 contact


## SEM PHOTO VIEWS OF EXPOSED TOP LEVEL AL-METAL-2 INTERCONNECTIONS TO METAL-1 AND STEP COVERAGE FEATURES (TOP NITRIDE AND SIO2 REMOVED).




2kX side view of exposed metal-2step features and contacts to Figure 3a.

metal-1.





5kX view of metal-2 contacts to metal-1. Figure 3c.



SiO<sub>2</sub> ABOVE METAL-1

CONTACT

· METAL-2 STEP OVER

SOG AND

to metal-1, and metal-2 step features 10kX side view of metal-2 contact over SOG and contact of metal-1. Figure 3d.

### SEM PHOTO VIEWS OF EXPOSED METAL-2 ONLY (TOP NITRIDE AND SIO<sub>2</sub> REMOVED).




Figure 4a. 2kX flat view of metal-2 line widths with minor wedge defects in metal.

MINOR WEDGE DEFECTS IN METAL LINES




Figure 4b.
3kX flat view of metal-2 line width with minor wedge defects.




Figure 4c. 10kX side view of metal-2 step over SOG and SiO<sub>2</sub> step of metal-1 contact.

METAL-2 OVER SOG AND SIO<sub>2</sub> OF METAL-1 CONTACT

SOG AND SiO<sub>2</sub>-METAL-1 CONTACT 1.0

PIP 304

### SEM PHOTO VIEWS OF EXPOSED METAL-2 AND METAL-1 (INTRAMETAL DIELECTRICS REMOVED).




Figure 5a. 2kX side view of metal-2 step coverage and contacts to metal-1.





Figure 5b. 5kX side view of metal-2 step coverage features and contact to metal-1.

### SEM PHOTO VIEWS OF EXPOSED METAL-2 AND METAL-2 INTERCONNECTIONS (INTRAMETAL DIELECTRICS REMOVED).



COVERAGE

METAL-2

STEP

G00D

TO METAL-1

CONTACT

METAL-2

CONTACT TO Si

-METAL-1


4kX side view of metal-2 contacts to metal-l and metal-l to Si. Figure 6b.

segment exposed metal-2 and metal-1

interconnections.

2kX side view of PAL array circuit

Figure 6a.



4kX flat view of metal-2 contacts to metal-1 and metal-1 contacts to Si. Figure 6d. segment exposed metal-2 and metal-1 2kX flat view of PAL array circuit contact patterns.






Figure 6c.

SEM PHOTO VIEWS OF EXPOSED CONTACTS TO POLY AND SI, AND THIN NITRIDE FILM OVER POLY PATTERNS AND FIELD OXIDE (TWO LEVEL METAL INTERCONNECT AND BPSG REMOVED).





**PROGRAMMABLE** 

Si CONTACTS

7 EXPOSED

➤ FIELD OXIDE


SOLATION

POLY ON (ONO) OXIDE/NITRIDE/ POLY CONTACT

OXIDE

ure /c. 1000X side view of PAL circuit segment poly, and transistor gates.

7d. 3kX view of programmable array logic segment poly pattern with fused contacts to Si.



**THICKNESS** AT VIA STEP THICKNESS METAL-1 ≅ 0.8 µm ≅ 0.2 μm METAL-1 20kX view of metal-1 contact to poly Figure 8d.

10kX view of metal-l contact to poly pad on thick field oxide and metal-i Figure 8c.

2010

CONTACT TO POLY

METAL-1-


step coverage in BPSG via cut.

and metal step coverage thickness in BPSG via cut.

ACTEL MAT

NITRIDE.

SiO<sub>2</sub>-



# SEM PHOTO VIEWS OF PAL CHIP CROSS-SECTIONED MATERIALS, THEIR THICKNESS AND INTERFACE ON SI SUBSTRATE.





Figure 10b. 10kX view of another metal-1 contact features to Si, and poly gate length pattern on thin gate oxide.



10kX view of metal-1 contact features Fig. to Si, and poly gate channel length on thin gate oxide.




Figure 10c. 20kX view of poly gate length on thin gate oxide.

Figure 10d. 40kX view of poly gate thickness, poly gate length, and effective chan length, and gate oxide thickness.

POLY GATE,

≅ 1.45 μm


NITRIDE

FILM


/ NHL

LENGTH

SEM PHOTO VIEWS OF PAL CHIP CROSS-SECTIONED PATTERNS OF PROGRAMMABLE POLY (ANTIFUSE) ON (ONO - OXIDE-NITRIDE-OXIDE) PAL LOGIC STRUCTURE ON N\* SI; PROGRAMMED - POLY FUSED WITH SI (AS IN BURIED CONTACT) AND UNPROGRAMMED WITH ONO BETWEEN POLY AND SI.



ONO film.



and unprogrammed patterns.

pattern with intact ONO between poly

and Si.

Figure 11d. 5kX view of PAL-poly programmed Figure 11c.

POLY WITH

CONTACT

TO Si

FUSED

UNPROGRAMMED


POLY WITH

ONO FILM

SEM PHOTO VIEWS OF PAL CHIP CROSS-SECTIONED PATTERNS OF PROGRAMMABLE POLY (ANTIFUSE) ON

(ONO – OXIDE-NITRIDE-OXIDE) PAL LOGIC STRUCTURE ON N<sup>+</sup> SI; PROGRAMMED POLY FUSED WITH SI AS IN BURIED CONTACT, AND UNPROGRAMMED WITH ONO BETWEEN POLY AND SI (FIG. 11a-11d). PHL 1020-UNPROGRAMMED ONO BETWEEN Si PAL POLY WITH LINE WIDTH PAL POLY ~ ≅ 3.2 µm


10kX view of PAL-poly on ONO unprogrammed pattern. Figure 12a.



pattern (fused) to Si, and metal-l 10kX view of PAL-poly programmed contact to N<sup>+</sup> Si.



with fused (buried) contact to Si, 10kX view of another PAL-poly and metal-1 contact to Si. Figure 12c.



(buried) contact features with 20kX view of PAL-poly fused  $Si (N^{+})$ . Figure 12d.



### ACT™ 1010/1020 Reliability Report

By Steve Chiang and Ken Hayes

ACT<sup>TM</sup> 1010/1020 devices are 1200- and 2000-gate (respectively) field programmable gate arrays (FPGAs). The programming element is an Actel-invented PLICE<sup>TM</sup> (Programmable Low-Impedance Circuit Element) antifuse. An antifuse is a normally open device in which an electrical connection is established by the application of a programming voltage. Although ACT 1010/1020 products are one-time programmable devices, their unique architecture features complete functional testability.

The ACT 1010/1020 device is processed using a standard 2 µm, double metal, CMOS process to which three additional masking steps have been added to implement the PLICE antifuse. A description of the main process parameters is shown in Table 1. Because ACT 1010/1020 devices are manufactured with a conventional CMOS process, normal CMOS failure modes will be observed. However, the addition of the antifuse adds another structure that could affect the device's reliability.

Actel has completed numerous studies in order to quantify the reliability of the antifuse. These studies lead to the conclusion that the time to failure of the antifuse is substantially more than 40 years under normal operating conditions and that the combined contribution of all antifuses to the gate array product's hard failure rate is less than 10 FTTS (Failures-in-Time or 0.001% failures per 1000 hours).

Table 1. ACT 1010/1020 Process Description CMOS, 2 µm, double metal, dual polysilicon, dual well, EPI water.

Dimensions					
	Width	Space			
N+	4.0 µm	2.0 µm			
P+	4.0	2.0			
Cell Polysilicon	1.6	3.6			
Gate Polysilicon	1.6	2.4			
Metal I	4.0	2.0			
Metal II	4.2	2.8			
Contact	1.8 x 1.8	2.0			
Via	2.0 x 2.0	2.0			
Thickness					
Normal Gate Oxide		25 nm			
High Voltage Gate Oxide		40			
Cell Polysilicon		35			
Gate Polysilicon		40			
Metal		80			
Metal II		100			
Passivation		1100			
Composition					
Metal I	98% Al. 1% Si				
Metai II	98% Al, 1% Si				
Passivation	300 nm SiO <sub>2</sub> , 8	00 nm SiN			

### **PLICE Antifuse Reliability**

The antifuse is a vertical, two-terminal structure. It consists of a polysilicon layer on top, N+ doped silicon on the bottom, and an ONO (oxide-nitride-oxide) dielectric layer in-between. A Scanning Electron Microscope (SEM) cross-section of the antifuse is shown in Figure 1. On the ACT 1010/1020 device, the size of the antifuse is 1.8  $\,\mu\text{m}^2$ . This small size, along with a low programmed on-resistance, typically 500  $\Omega$ , makes the PLICE antifuse a very attractive alternative to EPROM, EEPROM, or RAM for use as a programming element in a large programmable gate array. In the unprogrammed state, the resistance of the antifuse is in excess of 100 M $\Omega$ . The ACT 1010 and ACT 1020 contain 112,000 and 186,000 antifuses respectively. However, typical applications utilizing 85% of the available gates require programming only 2% to 3% of the available antifuses.




Figure 1. SEM Cross-Section of Antifuse

### The Unprogrammed Antifuse

In order to evaluate antifuse reliability. Actel has developed models and collected data for both unprogrammed and programmed antifuses<sup>1, 2</sup>. We'll consider the unprogrammed antifuse first. Since the antifuse is a dielectric sandwiched between polysilicon and silicon, the model for its reliability, in the unprogrammed condition, is the same as that used to evaluate reliability of MOS transistor gate oxides. The parameter we wish to evaluate is the time to breakdown (tbd) of the dielectric. This parameter is a function of the electric field across the dielectric as well as temperature and has the following relationship<sup>3</sup>.

(6)



$$t_{bd} = t_0 \cdot exp(G/E)$$

(1)

(2)

where  $t_{bd}$  is the time to breakdown in seconds,  $t_0$  is a constant. E is the electric field in MV/cm, and G is the field acceleration factor in MV/cm (G is a function of temperature).

By taking the log of both sides of equation 1 we have:

$$in (t_{bd}) = G \cdot (1/E) + in (t_0)$$

From experimental data, we can plot the log of the time to breakdown of the antifuse at various temperatures versus the reciprocal of the electric field across it and derive G from the slope and to from the Y axis intercept. Actel has done this both on large antifuse capacitors and on arrays of 28,000 antifuses. An example is shown in Figure 2. From this we have derived a value for G of 510 MV/cm and a to of 1 x 10<sup>-16</sup> seconds. Also note the difference between the data at 25°C and 150°C.




Figure 2. Field Acceleration of Antifuse (0.04 mm<sup>2</sup> Area Capacitor)

In order to quantify the temperature-dependence of the time to breakdown, we use the Arrhenius equation to determine the reaction rate (or semiconductor failure rate) of a given process (failure mode) over temperature:

$$R = R_0 \cdot \exp^{(-Ea/tT)}$$

where R is the reaction rate,  $R_0$  is a constant for a particular process, T is the absolute temperature in degrees Kelvin, k is Boltzmann's constant (8.62 x  $10^{-5}$  eV/°K), and  $E_a$  is the activation energy for the process in electron volts. To determine the acceleration factor for a given failure mode at temperature  $T_2$  as compared with temperature  $T_1$  we use equation 3 to derive:

$$A(T_1, T_2) = \exp[-(E_1/k) \cdot \{(1/T_1) - (1/T_2)\}]$$
(4)

where A is the acceleration factor.

For a given time to breakdown of a dielectric, the expression,

$$E_a = k \cdot d\ln(t_{bd})/d(1/T)$$
(5)

gives us the activation energy<sup>2</sup>. The field acceleration factor, G, is also temperature-dependent, i.e.

$$G(T) = G \cdot [1 + \delta/k \cdot \{1/T - 1/298\}]$$

where  $\delta$  (in eV) characterizes the temperature-dependence of G. E<sub>a</sub> can be related to G (T) by:

$$E_{\bullet} = G \cdot \delta / E - E_{b} \tag{7}$$

where  $\delta$  and  $E_b$  are treated as fitting parameters between  $E_a$  and G.

From the data shown in Figure 2, as well as data on test arrays of 28,000 antifuses, we have derived a value for  $E_a$  of 0.2 eV. This value of  $E_a = 0.2 \, \text{eV}$  is for a very high E field of 11 MV/cm, or 10 V across the antifuse. With 5.5 V, the E field is about 6 MV/cm and  $E_a$  is approximately 0.6 eV. Values of  $\delta$  and  $E_b$  were found from equation 7 to be 0.01 eV and 0.24 eV, respectively.

By combining equations 1, 5, 6, and 7, we obtain an overall equation for the time to breakdown for a given temperature and E field:

$$t_{bd} = t_0 \cdot \exp \{ (G/E) [1 + (\delta/k) \cdot (1/T - 1/298)] - (E_b/k) \cdot (1/T - 1/298) \}$$
 (8)

By applying the values for the constants as defined above, the time to breakdown for the antifuse dielectric can be derived for a given temperature and electric field. In Table 2, we have used equation 8 to solve for the acceleration factors associated with powering up a device at high voltage and/or temperature and comparing the failure rate with more typical voltages or temperatures. We can see the effect of temperature by comparing 125°C at 5.5 V with 55°C at 5.5 V in which the Actel model (equation 8) gives us an acceleration factor of 36, or 4.1 equivalent years for a 1000-hour burn-in at 125°C. Note that this acceleration factor of 36 is close to the value of 41.8 derived from the Arrhenius equation (equation 4) using an activation energy of 0.6 eV and the same temperatures. We use 0.6 eV as a general semiconductor failure mode activation energy when calculating failure rates from high-temperature operating life (HTOL) later in this report.

Table 2. Acceleration Factor vs. Operating Conditions (Unprogrammed Antifuse)

180.4			_		204 -1/
to = 1 x 10-18 sec.	G =	510 MV/cm.	Ò	*	U.U1 0V.

= 1 x 10 <sup>-16 sec</sup> , G = 510 MV/cm, δ	Zemperati	ire/Voltage	Acceleration	Equivalent Year for 1000-Hour	
Model	High	Typical	Factor	125°C Burn-In	
	125°C/5.5 V	55°C/5.5 V	36.0	4.1	
	125°C/5.5 V	95°C/5.5 V	3.9	0.4	
ixed Voltage Fixed Temperature	25°C/5.5 V	25°C/5.25 V	48.7	5.6	
	25°C/5.75 V	25°C/5.25 V	1692	193.2	
	25°C/5.75 V	25°C/5.5 V	34.7	4.0	
Varied Temperature and Voltage	125°C/5.5 V	55°C/5.25 V	1526	174.2	
	125°C/5.75 V	55°C/5.5 V	883	100.8	
	125°C/5.75 V	95°C/5.5 V	96.5	11.0	
Fixed 0.6 eV (Activation Energy). Voltage-independent	125°C/5.5 V	55°C/5.5 V	41.8	4.8	
	125°C/5.5 V	95°C/5.5 V	4.2	0.5	

20

We can also see from Table 2 that a small change in voltage is a much more effective reliability screen for the unprogrammed antifuse than is a change in temperature. For example, if we compare 25°C at 5.75 V to 25°C at 5.25 V we see that just a half volt change yields an acceleration factor of 1692, or 193.2 equivalent years per 1000 hours at 5.75 V. This strong dependence on voltage allows Actel to screen out antifuse infant mortality failures during normal wafer sort testing at Actel simply by performing a special test in which a higher than normal voltage is applied across all antifuses. Because antifuse infant mortality failures can be detected and effectively screened, ACT 1010/1020 devices have as high a level of reliability as standard CMOS processed products.

Actel has collected data on over 350 antifuse test devices representing eleven wafer runs. From this data, we have determined that the contribution of the antifuse to overall device reliability is less than 10 FITS. This conclusion is confirmed by the reliability data taken on actual ACT 1010/1020 units which will be discussed later in this paper.

### The Programmed Antifuse

A Kelvin test structure as shown in Figure 3 was used to evaluate reliability of a programmed antifuse. Here, a strip of polysilicon crosses an N+ diffusion. The antifuse is located at their intersection. There are metal-to-poly contacts at nodes 1 and 3 as well as metal-to-N+ contacts at nodes 2 and 4. A four-terminal Kelvin structure is useful should a failure occur, because antifuse opens can be separated from other problems (such as polysilicon or contact opens) simply by checking for continuity on appropriate pairs of nodes.

Test devices were stressed by forcing a constant 5 mA current from polysilicon to N+diffusion through the antifuse at 250°C. Note that this stress is far greater than what a programmed antifuse would see in a device operating under normal conditions. Because the antifuse is used to connect two networks together, there is usually no voltage across it, hence no current passes through. A voltage will appear across the antifuse only momentarily while a network switches from low-to-high or high-to-low.




Figure 3. Antifuse Kelvin Structure



During the 5 mA, 250°C stress, the voltage across the antifuse was monitored. Figure 4 is a plot of the monitored voltage as a function of stress time. A sudden increase in voltage indicates that an open occurred. As can be seen from the figure, failures occurred at about 300 hours of stress. However, by probing on nodes 3 and 4 of the Kelvin structure, we were able to measure continuity and determine that the cause of failure was not the antifuse. The failed

units were then examined on an SEM, where the cause of failure was revealed as metal-to-poly contact electromigration. This is a well-known failure mode in CMOS, which has been determined to have an activation energy of 0.9 eV. Using equation 4 we can predict a lifetime under normal operating conditions in excess of 40 years for this failure mode. The lifetime of the programmed antifuse is even longer.




Figure 4. Voltage Across Antifuse versus Stress Time

### ACT 1010/1020 Device Reliability

Device reliability was evaluated on four Actel products: a 64K PROM (PROM64), a 300-gate FPGA (1003), a 1200-gate FPGA (ACT 1010/1010A), and a 2000-gate FPGA (ACT 1020/1020A). The PROM64 product uses the same process and antifuse as the ACT 1010/1020. The 1003 is a test device, a smaller version of the ACT 1010/1020, which was used for early characterization and

qualification. The ACT 1010A and ACT 1020A are 20% linear die shrink versions of the ACT 1010 and ACT 1020, respectively. The PROM64 units were packaged in 24-pin side-brazed packages; the FPGA units were in 68- and 84-pin JLCC (ceramic J-leaded chip carriers) and PLCC (plastic-leaded chip carriers) packages. Package characteristics for ACT 1010/1020 devices are shown in Table 3.

Table 3. ACT 1010/1020 Package Characteristics

Lead Frame Material  Lead Plating Composition  Die Attach Material  Die Coat	Sumitomo 6300 H Fused silicon 70% by weight Copper
Bond Attach Method	Tin or solder, 300 to 800 micro inches (µin) Silver Epoxy Dow Coming Q14939 silicon gel Gold, 1.3 mil diameter
JLCC	Thermosonic
Bond Wire 95	Ceramic Moy 42 with minimum 60-µin gold plate 19% Aluminum, 1% Si, 1.25 mil diameter Itrasonic
hermal Resistance (°C/Watt)	
Package 44 PLCC 44 JLCC 68 PLCC 68	

### Package 44 PLCC 44 JLCC 68 PLCC 68 JLCC 84 PLCC 84 JLCC 84 PGA θ<sub>JC</sub> 15 5 13 5 12 5 8 θ<sub>JA</sub> 52 38 45 35 44 34 35

### High Temperature Operating Life (HTOL) Test

The intent of HTOL is to dynamically operate a device at high temperature (usually 125°C) and extrapolate the failure rate to typical operating conditions. This test is defined by Military Standard-883 in the Group C Quality Conformance Tests. The Arrhenius relationship in equations 3 and 4 is used to do the extrapolation. To use the Arrhenius equation, we need to know the activation energy of the failure mode. Activation energies of antifuse failure modes were discussed earlier. Table 4 gives the activation energies of general semiconductor failure modes.

Table 4. Activation Energy of CMOS Failures

Failure Mechanism	Activation Energy
Ionic Contamination	1.0 eV
Oxide Defects	0.3 eV
Hot Carrier Trapping in Oxide (Short Channels)	-0.06 eV
Silicon Defects	0.5 eV
Aluminum Electromigration	0.5 eV
Contact Electromigration	0.9 eV
Electrolytic Corrosion	0.54 eV

Six different data patterns were programmed into the 64K PROMs for HTOL testing: a diagonal of zeros (98% programmed); a diagonal of ones (2% programmed); a topological checkerboard pattern (50%); all zeros (100%); all ones (0%); and an incrementing pattern (50%). During burn-in, all addresses are sequenced through at a 1 MHz clock rate. The outputs are enabled and loaded with a 100 ohm resistor to a 2 V supply. This results in an output

loading of equal to or greater than the data sheet specified limits of  $I_{OH}=-4$  mA and  $I_{OL}=16$  mA. In most cases, the PROMs were burned-in at  $V_{CC}=5.5$  V,  $125^{\circ}$ C. However, voltage acceleration experiments were also done at 7 V,  $125^{\circ}$ C as well as at 8 V,  $25^{\circ}$ C.

The PROM is useful for antifuse reliability studies for several reasons. First of all, we can program anywhere from 0% to 100% of the antifuses although we program only 2% to 3% of the antifuses for a given design on the ACT 1010/1020 device. Also, an antifuse failure on the PROM is very noticeable, since the antifuse is directly addressed. A weak antifuse would show an AC speed drift, and a failed antifuse would read the wrong data.

To evaluate the ACT 1003/1010/1020 devices, we programmed an actual design application into each device and performed a dynamic burn-in by toggling the clock pins at a 1 MHz rate. The designs selected utilized 85% to 97% of the available logic modules and 85% to 94% of the I/Os. Outputs were loaded with 1.2  $k\Omega$ resistors to  $V_{\text{DD}}$  resulting in greater than 4 mA of sink current as each I/O toggled low. Under these conditions, each ACT 1010 typically draws about 100 mA during dynamic burn-in. Most of this current comes from the output loading while about 5 mA is from the device supply current. The thermal resistance (junction to ambient) of the 68- and 84-pin PLCC packages is about 45°C/Watt: for the JLCC packages it is about 35°C/Watt. For a 125°C burn-in. this results in junction temperatures of about 150°C for plastic packages and 145°C for ceramic packages. Most burn-in was done at 5.75 V (for voltage acceleration of the antifuse) and 125 °C. Some data was taken at 5.5 V. 125°C and at 5.5 V. 150°C.

A summary of the HTOL data collected by Actel is shown in Table 5. A failure is defined as any device which shows a functional failure, exceeds data sheet DC limits, or exhibits any AC speed drift. Among the parts tested, no speed drift, faster or slower, was

observed within the accuracy of the test set-up. Failure rates at 55°C and 70°C were extrapolated by using the Arrhenius equation and a general activation energy of 0.6 eV Poisson statistics were used to derive a calculated failure rate with a 60% confidence level. Use of Poisson statistics is valid for a failure rate which is low and a failure mode which occurs randomly with time. At 55°C, the calculated failure rate with a 60% confidence level was found to be 33 FITS (0.0033% failures per 1000 hours). This number was derived from over 2.2 million device hours of data.

Both of the observed failures were normal CMOS failures and were not caused by the antifuses. The 1003 device failed after 80 hours at  $150^{\circ}\text{C}$ . The unit was functional but had high  $l_{DD}$  current (40 mA vs. 4 mA typical). Liquid crystal analysis revealed a hot spot outside the antifuse area of the chip. The other failed unit was nonfunctional, with a high  $l_{DD}$  current of about 40 mA. This unit failed after 500 hours at 125 °C. Both failures are believed to be the results of junction degradation or silicon defects.

Table 5. HTOL (High Temperature Operating Life) Test

Units	Runs	Device Hours at 125°C	Fallures	Equivalent Device Hours at 55°C (0.6 eV)	Equivalent Device Hours at 70°C (0.6 eV
	4	568.000	0	23.8 Million	9.4 Million
	3	359.400	1	15 0	5.9
	=		0	11.8	4.7
		90.000	0	3.8	1.5
_		69,000	0	2.9	1.1
		844,000	1	35.3	14.0
	2	48.000	0	2.0	0.8
1315	20	2,261,400	2	94.6 Million	37.4 Million
55°C:		21			
70°C:		53			
o 60% confide	ence at 55°C:	33			
o 60% confide	ence at 70°C:	83			
	: 55°C: : 70°C: o 60% confide	275 4 238 3 144 6 61 2 69 2 496 6 32 2 1315 20	Units         Runs         at 125°C           275         4         568.000           238         3         359.400           144         6         283.000           61         2         90.000           69         2         69.000           496         6         844.000           32         2         48.000           1315         20         2,261,400	Units         Runs         at 125°C         Fallures           275         4         568,000         0           238         3         359,400         1           144         6         283,000         0           61         2         90,000         0           69         2         69,000         0           496         6         844,000         1           32         2         48,000         0           1315         20         2,261,400         2	Units         Runs         Device Hours at 125°C         Fallures         Device Hours at 55°C (0.6 eV)           275         4         568 000         0         23 8 Million           238         3         359,400         1         15 0           144         6         283,000         0         11 8           61         2         90,000         0         3.8           69         2         69,000         0         2.9           496         6         844,000         1         35.3           32         2         48,000         0         2.0           1315         20         2,261,400         2         94.6 Million

### Unblased Steam Pressure Pot Test

This test is used to qualify products in plastic packages. Units are placed in an autoclave (pressure pot) and exposed to a saturated steam atmosphere at 121°C and 15 psi. Problems with bonding molding compounds, or wafer passivation can cause metal corrosion to occur in this atmosphere. Metal corrosion is detected during a full electrical test of the device following exposure to the autoclave environment.

A total of 426 units from five wafer runs and six assembly lots were used. Read points were taken at 96, 168, and 336 hours. There were a total of four failures (Table 6). All four failures were caused by bond wires lifting off bond pads. This was an assembly problem that occurred only on our first lot of plastic units. The failures were caused by high temperature, not by metal corrosion. The assembly problem was corrected, with no further failures observed.

Table 6. Unblased Steam Pressure Pot Test

121°C, 15 psi

	J, 15 psi		Number of Fallures			
Product	Run Number	Package	Number of Units	96 Hours	168 Hours	336 Hours
1010	JB13	84 PLCC	34	0	3	0
1010	JB13	68 PLCC	71	1	0	0
1010	JB14	68 PLCC	71	0	0	0
1010	JB22	68 PLCC	71	0	0	0
1010	J827	68 PLCC	50	0	0	0
1010A	TI24	68 PLCC	129	0	0	0

### Blased Moisture Life Test (85/85)

In this test, the units are placed in a chamber at a temperature of 85°C and a relative humidity of 85%. A voltage of 5.5 V is applied to every other device pin while other pins are grounded. 5.5 V is applied to  $V_{DD}$  while  $V_{SS}$  is grounded. This test is effective at detecting die related and plastic package related problems.

As shown in Table 7, a total of 288 units were stressed. There were three failures. One failure was caused by two lifted bond wires; it was from the same lot in which we saw failures in steam pressure pot test. The second unit was functional but had high  $I_{DD}$  current. The 1000-hour failure was nonfunctional.

Table 7. Blased Moisture Life Test

85°C/85% Humidity with DC Alternate Pin Bias of 0 V to 5.5 V

				Number of Failures			
Product	Run Number	Package	Number of Units	500 Hours	1000 Hours	2000 Hours	
1010	JB13	68 PLCC	80	2	1	0	
1010	JB14	68 PLCC	81	0	0	0	
1010	JB22	68 PLCC	54	0	0	-	
1010	JB26	68 PLCC	54	0	0	-	
1010	JB27	68 PLCC	19	0	0		

### Temperature Cycling

This test checks for package integrity by cycling units through temperature extremes. For ceramic packages, the range of

temperature is -65°C to 150°C. For plastic packages, the range is 0°C to 125°C. Both programmed and unprogrammed units are placed on temperature cycle. Data on 451 units is summarized in Table 8.

Table 8. Temperature Cycling Test

-65°C to 150°C Ceramic; 0°C to 125°C Plastic

	Run Number	Package	Number of Units	Faitures		
Product				100 Cycles	200 Cycles	1000 Cycles
1010	JB13	68 PLCC	158	0	<del>-</del>	0
1010	JB14	68 PLCC	28	0	_	0
1010	JB26	68 PLCC	21	0	_	0
1010	JB28	68 PLCC	31	0	-	0
1020	JB22	84 PLCC	17	0	-	0
1010	1077	84 JLCC	20	0	0	
1020	JB33	84 PGA	25	0		
1010A	T124	68 PLCC	176	0	-	0

### Other Tests

### Electrostatic Discharge (ESD)

Units were tested for sensitivity to static electricity by using the human body model as described in MIL-883C (100 pF discharged through 1.5 k $\Omega$ ). Fifteen ACT 1010 units from three wafer runs were tested. Nine representative I/O pins were checked on each device. Since all I/O pins have the same layout on the chip, the nine pins tested were selected based on their proximity to V<sub>SS</sub>, V<sub>DD</sub>, or the corner of the chip. The MODE pin was also tested because it is the only dedicated input on the chip. In addition, the three power supplies (V<sub>SS</sub>, V<sub>DD</sub>, V<sub>PP</sub>) were tested. Three positive and three negative pulses were discharged into each pin tested at each voltage level. For inputs and I/Os, these six pulses were applied with three different grounding conditions: V<sub>SS</sub> only grounded. V<sub>DD</sub> only

grounded, and all other I/Os grounded. Thus each pin received a total of eighteen pulses for each test voltage. Testing began at 1000 V and continued in 500 V increments. After pulsing was completed at each voltage, the I-V characteristic of each pin was checked on a digital curve tracer. Any significant change in the I-V curve from the previous reading was considered a failure. The units were then tested on a VLSI tester. Leakage currents were datalogged at 0 V and 5.5 V. Any pin showing more than 250 nA of leakage current was also considered to be a failure. For IDD, a change of more than 250 µA was cause for rejection. No failures occurred through 2000 V. At 2500 V, five of the fifteen units failed on at least one pin-Failure analysis revealed that the failures occurred on the N-channel pulldown transistor of the output driver. With no failures through 2000 V testing, the ACT 1010 (and the ACT 1020. by virtue of identical I/O layout to the 1010 device) met the requirements for the 2000 V ESD category of MIL-883C.

25 PIP 304



### Latch-up

Latch-up is a well-known cause of failure in CMOS circuits. Parasitic bipolar transistors are created by the P-channel transistor, the N-channel transistors, the N-well, and the P-substrate. These transistors are connected in a manner which effectively creates an SCR. If a voltage on an external pin were to forward bias to the substrate, the parasitic SCR can be latched to the on state, creating a low-impedance path between  $V_{\rm DD}$  and ground. A large amount of current then flows through this path. This current can, at best, make the device temporarily nonfunctional and, at worst, cause permanent damage.

Several techniques are used by CMOS designers to reduce the chance of latch-up. One of the most common techniques is the use of guard rings to isolate P-channel and N-channel transistors. The disadvantage of this method is that it requires additional silicon die area. Another method is to use a substrate bias generator. Creating a negative substrate bias means that an input must go even more negative to cause latch-up. A third technique is to use EPI wafers to achieve low substrate resistance, which lowers the chances of triggering latch-up. Actel designers use both guard ring and EPI wafer techniques for ACT 1010/1020 devices.

The latch-up test method used is defined by JEDEC Standard No. 17. Each I/O pin on a tested device was forward biased in both directions (to  $V_{SS}$  and  $V_{DD}$ ) by forcing negative and positive

currents ranging from  $\pm 50$  mA to  $\pm 250$  mA in 50 mA increments. Following each stress, the device  $I_{DD}$  current was measured. If the current exceeded the data sheet limit of 10 mA, the unit would be rejected. The device was also functionally tested.

Fifteen units from three different wafer lots were tested. Testing was done both at room temperature and at a worst case temperature of 135°C. All device I/Os and power supplies were tested. No failures were detected through 250 mA.

### Conclusion

The data presented in this report establishes the excellent reliability of Actel ACT 1010/1020 devices. Both the Actel models and the test devices show that the antifuse is highly reliable and that it detracts negligibly from overall product reliability.

### References

- E. Hamdy, et al, "Dielectric Based Antiluse for Logic and Memory ICs:" IEDM paper, p. 786-789, 1988.
- S. Chiang, et al, "Oxide-Nitride-Oxide Antifuse Reliability." To be published, Proc. Int. Rel. Phys. Symp., 1990.
- J. Lee, I-Chen, and C. Hu, "Modeling and Characterization of Gate Oxide Reliability," IEEE Trans. of Elec. Dev., Dec. 1988.

### **Device Resources**

	110000	Gates	User I/Os				
Device	Modules		84 JQCC	68 JQCC	44 JQCC	84 PGA	
1010	295	1200	N/A	57	34	57	
1020	546	2000	69	57	34	69	

### Absolute Maximum Ratings

Free air temperature range

Symbol	Parameter	Limits	Units
Vcc	DC Supply Voltage <sup>1</sup>	-0.5 to +7.0	Volts
V,	Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	Volts
Vo	Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	Voits
l <sub>HC</sub>	input Clamp Current	±20	mA
lok	Output Clamp Current	±20	mA
lox	Continuous Output Current	±25	mA
TSTG	Storage Temperature	-65 to + 150	•¢
3.0			

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.

### Sare

1. VPP = VCC, except during device programming.

### DC Characteristics

 $V_{00} = 5.0 \text{ V} \pm 10\%, -55 \text{ °C} \le T_0 \le +125 \text{ °C}$ 

Symbol	Parameter	Test Conditions	Group A Subgroups	Min.	Max.	Units
Vo.	Output Low Voltage	V <sub>CC</sub> = 4.5 V. l <sub>OL</sub> = 4 mA Test one output at a time	1, 2. 3		0 4	٧
V <sub>0-</sub>	Output High Voltage	$V_{OC} = 4.5 \text{ V. l}_{OH} = -3.2 \text{ mA}$ Test one output at a time	1, 2, 3	3.7		٧
	Input Low Level		1, 2, 3	-0.3	0.8	V
V			1, 2, 3	2.0	V <sub>CC</sub> + .3	V
V les	Input High Level Standby Supply Current	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> ≠ V <sub>CC</sub> or GND Outputs unloaded	1, 2, 3		25	mA
	input Leakage Current	$V_{DD} = 5.5 \text{ V, } V_{IN} = V_{DD} \text{ or GND}$	1, 2, 3	-10	10	μA
icz	Output Leakage Current	Vac = 5.5 V, Vout = Vac or GND	1, 2 3	-10	10	μA
los	Output Short Circuit Current	Test one output at a time	1, 2, 3	20	140	mA
	$V_{OUT} = GND$	Voc = 4.5 V for min, limit Voc = 5.5 V for max, limit		-10	-100	mA

### **Switching Characteristics**

Van = 5.0 V ± 10%; -55 °C ≤ T<sub>C</sub> ≤ + 125 °C

Symbol Symbol	Parameter	Test Conditions	Group A Subgroups	Limits Min. Max.	Units
p23	Binning Circuit Delay  ACT 1010  ACT 1020	$V_{CC} = 4.5 \text{ V}$ $V_{IL} = 3 \text{ V}, V_{fL} = 0 \text{ V}$ $V_{OJT} = 1.5 \text{ V}$	9, 10, 11	120 186	ns ns

### **Recommended Operating Conditions**

Parameter	Military	Units *C	
Temperature Range (T <sub>C</sub> )	-55 to +125		
Power Supply Tolerance	±10	%Vcc	

### **Power Dissipation**

The following formula is used to calculate total device dissipation. Total Chip Power (mW) =  $0.41 \text{ N}^{\circ}\text{F1} + 0.17 \text{ M}^{\circ}\text{F2} + 1.62 \text{ P}^{\circ}\text{F3}$  Where:

F1 = Average logic module switching rate in MHz.

F2 = Average clock pin switching rate in MHz.

F3 = Average I/O switching rate in MHz.

M = Number of logic modules connected to the clock pin.

N = Total number of logic modules used on the chip. (including M)

P = Number of outputs used loaded with 50 pF.

The second term, variables F2 and M, may be ignored if the CLKBUF macro is not used in the design.

## Functional and Switching Tests

ACT 1010 and ACT 1020 devices can be tested functionally by using a senal scan test method. Data is shifted into the SDI pin, and the DCLK pin is used as a clock. The data is used to drive the inputs of the internal logic and I/O modules, allowing a complete functional test to be performed. The outputs of the modules can be read by shifting out the output response. All units are tested for functionality over the military temperature range. Group A subgroups 7, 8A, and 8B are tested in the same manner.

AC timing for logic module internal delays and pin-to-pin delays is determined after place and route. The ALS Timer utility displays actual timing parameters for circuit delays. Since these delays are design-dependent and cannot be tested on unprogrammed devices. Actel tests for AC performance by measuring the input-to-output delay of a special path called the "binning circuit."

The binning circuit consists of one input buffer + n logic modules + one output buffer (n = 16 for the ACT 1010; n = 28 for the ACT 1020). The logic modules are distributed along two sides of the device. These modules are configured as inverting and non-inverting buffers. The modules are connected through programmed antifuses with typical capacitive loading.

Actel uses a special benchmark design to correlate the binning circuit delay to typical and worst-case design delays. Samples of units are programmed to this benchmark circuit and all programmed paths are measured for AC performance (including the binning circuit delay). The measured delays are then compared to the ALS Timer predictions. The binning circuit maximum delay has been set to assure conformance to the predicted delays. Units are sampled to confirm this correlation upon initial device characterization and whenever a change is made that may affect AC performance.

### Package Thermal Characteristics


The device junction to case thermal characteristic is  $\theta$ jc, and the junction to ambient air characteristic is  $\theta$ ja. The thermal characteristics for  $\theta$ ja are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the maximum power dissipation for a ceramic PG84 package at military temperature is as follows:

150 (Max) - 125 (Max Mil.) = 25/33 C/W (PG84 - still air) = 0.76 Watts.

Package Type	Piπ Count	θία	θja Still air	θja 300 ft/min,	Units
Ceramic Pin Grid, PG84	84	8	33	20	°C
Carquad J lead, JQ44	44	8	40	32	°C
Cerquad J lead, JQ68	68	8	38	30	°C
Cerquad J lead, JQ84	84	8	36	25	•c



	•	

FPGA REPORT

# SECTION 2.4 Calculation of Current Density

		•	
	* * * * * * * * * * * * * * * * * * *		

## JET PROPULSION LABORATORY

February 14, 1992

SUBJECT: CALCULATION OF CURRENT DENSITY FOR ACTEL 2.0um TECHNOLOGY

PURPOSE: To review the issue of current density and worst case metal step coverage according to Mil-Std-883 and Mil-M-38510 requirements. Both of these requirements are to be evaluated at worst case conditions. Worst case conditions will vary according to process technology and individual part performance. Therefore a best approximation to worst case conditions is used for current density calculations and time to failures. Step coverage is measured from SEM photographs which represent worst case topology on a chip.

## PROCEDURE:


- 1.0. Figure 1 is a SEM photograph and cross section which shows a metal-1 contact to silicon and the thinning of the metal from a nominal of 0.85um to a minimum of 0.2um. This is a violation which can lead to metal failure due to electromigration under certain conditions. The minimum contact size is designed as 1.8x1.8um. In actuality it becomes smaller due to processing and the metal thins out at the sidewalls.
- 2.0 Figure 2 is an optical photograph of a partial chip deprocessed down to silicon showing poly and contacts. The feature to note is that the number of contacts observed on silicon varies from one to as many as sixteen depending on the size of transistor geometry. The concern is if there is only one contact to the drain or source of the transistor. This is worst case for current flow. The amount of current will depend on the size of the transistor and its function in the circuit. One contact maximizes current density. Two or more contacts will lower current density since the current will be shared.
- 3.0 Figure 3 is the physical model used to represent the metalization entering the contact or a via. The concern is the thinning of the metal within the contact. This model was used to calculate the metal-1 area as it thins within the contact. This area is represented by A1.
- 4.0 Figure 4 is the mathematical model used to calculate current density and the predicted time to failure shown in hours and years. The model calculates for three cases: 1) single contact which is worst case, 2) two contacts which reduces current density, 3) no contact in metal interconnect which is the best case. From these three cases it is easy to compare results and reach some conclusion. This model also shows the entered variables that were used to represent worst case process and worst case transistor rating. This is an interactive model so any enter variable can be changed to study the effect. The significant variable is the current value chosen to represent worst case in the transistor. ACTEL's data book quotes 4ma minimum for output buffers. They also claim the current for the 1.2um technology is 1.0ma per contact which is what was assumed for the 2.0um. This analysis assumes dc current flow.
- 5.0 Figure 5 shows current density as metal-1 thickness increases. As expected the current density is reduced as metal thickness increases. This figure also shows that two contacts reduce it further because of current sharing. From a design/reliability point of view more than one contact should be used where possible.
- 6.0 Figure 6 shows time to failure as metal-1 thickness increases. The step coverage is critical to insuring maximum time to failure. Two contacts are added insurance.
- 7.0 Figure 7 shows the time to fail for a single contact vs metal thickness on a magnified scale. This figure shows .01% failures in metal-1 are predicted to occur in less than 10 years operating at temperature of 150°C.
  - 8.0 Figure 8 shows time to fail can be increased by lowering the operating temperature.

Conclusions: The ACTEL 2.0 um technology does not meet Mil-Std-883 metal contact step coverage requirement of 30% for contacts less than 3um on a side using worst case SEM examination. However it does pass the Mil-M-38510 current density requirement of 2x10E5 A/cm2 even when the metal-1 step coverage is 23.5%. This is because the current flow allowed by design is 1ma per contact for the 1.2um technology. This 1ma per contact was also assumed for the 2.0um calculations.

Therefore based on the calculations performed a mission of 5 years or less has minimum risk if the device max junction temperature will remain below 90°C. This temperature allows for current and step coverage variations. Beyond 5 years the risk is greater that electromigration or other metal failures may occur since there are places on the chip where only one contact is used.

Further action should investigate why additional contacts were not used when it seems there is physical room for them. If there is a design or routing limitation then the risk will remain for lack of redundancy. In this case only improving the metal-1 step coverage will reduce the risk.

# SEM PHOTO VIEWS OF PAL CHIP CROSS-SECTIONED MATERIALS, THEIR THICKNESS AND INTERFACE PATTERNS ON SI SUBSTRATE.



gate oxide.

# OPTICAL PHOTOVIEWS OF ACTEL 1020B(2um PROCESS) CHIP SEGMENT

EXPOSED CONTACTS TO POLY GATES AND SI-TRANSISTOR CELLS (DIELECTRICS AND 2-LEVEL METAL INTERCONNECTIONS REMOVED)





FIGURE 2A 500X OPTICAL VIEW OF EXPOSED CONTACTS TO POLY AND SI-TRANSISTORS



SINGLE CONTACTS TO Si ARE SEEN

FIGURE 2B 800X OPTICAL VIEW OF EXPOSED CONTACTS TO SI CELLS





Figure 3
Transparent view of metallization entering via (or contact) opening

Figure 4

JET PROPULSION LABORATORY M.Sandor

ondor. Actol									
JRRENT DENSITY CALC	ULATION FOR FROM METAL 1 TO SILICON	SILICON		t50 and t.01 TIME TO FAILURE (for log-normal distribution) where t.50- A.50*J-n*exp(EalKT)   BLACK'S EQUATION)	FAILURE (for I	og-normal distribution [BLACK'S EQUATION]	(bution)		
Technology:CMOS Zum; Metal 1 is AL-Si(1%)-Cu(0	is AL-Si(1%)-Cu(0.5%); LOCOS itoz 800 mm SiN	\$0001							
	Enter Unit Calculation	alculation			Enter Unit		Calcu	Calculation Unit	
Metal 1width	4.00 um			A50(constant) -	5.00E + 07 hrs	A.01(cons' where A.0	A.01(constant 1.39E+07 hrs where A.01-A50*e(sigma*Z)	E+07 hrs sigma*Z)	
Metal 1 thickness	0.85 um	A1 in cm2 = 9	1.4248E-09 1	9.4248E-09 n(current density exponent) -	2	sigma of f	f failure distribution – In( Z – from statistics table	sigma of failure distribution -In(t.50/t.16)/1 Z-from statistics table	L/(9)
Contect opening size (oxide)	1.8			k(Boltzmann constant) –	8.62E-05 ev/K				
Contact size at A1(Silicon) Mere   1 thickness at step	1.70 um 0.20 um	A1 in um2-	0.94248	T(temperature) =	423 K				
Step coverage at contact (edge ratio) Step coverage at contact (conical ratio) Moore see current in metal (Iderated)	1.00 ms	23.5% 27.72%		Eatactivation energy for EM) - [  for Al-Si-Cu]	0.63 ev				
(out buffers are rated at 4.0ma) Temperature(max operationg + Junct rise)	. டு								
Nominal capacitance VOD	7.00 pf 5.50 Volts								
Switching period of device	45.00 ms	22.22	Mhz				Ę	140000 km	18.2 vrs
Frequency of device Case 1:Current density in single contact	-	1.06E + 05	Alcm2	Current density in single contact		1.06E + 05 A/cm2;	t50- t.01=	39508 hrs	4.5 yrs
[This is worst case]	ſ	1.06	ma/um2	This is worst case; Reduced C.D. with multiple contacts		5.31E+04 Alcm2; t50-	- - - -	569235 hrs	65.0 yrs
Case 2: C.D. with multiple contacts	- 2 cts.	5.5 15 + 04		This is typical case]			1:01	158031 hrs	18.0 yrs
(This is typical case) Case 3: C.D. w/o conts. (interconnect)		2.94E+04	A/cm2	Current density interconnect	- 2	2.94E+04 A/cm2; t50-	t50- t.01-	1852019 nrs 514158 hrs	58.7 yrs
[This is best case]	15	1.09E + 05	A/cm2				Case 1(Duty	Case 1[Duty cycle50]	65.0 yrs
Case 1: Current detack in Smarc Commerce (alternate calculation method: Jmax - (1.2xCxVdd)/(periodxA1)	1.2xCxVdd)/(periodx	(A1)					1.01(pulse) –		18.0 yrs

Current Density vs Metal 1 Thickness At Contact



8.0 METAL 1 TIME TO FAIL (1.01) for ELECTROMIGRATION Two Contacts 1 0.7 ı METAL 1 THICKNESS (um) `<u>|</u> - - ← - One Contact 0.5 4.0 Actual observed is Mil-M-3851¢ spec 50% Step Coyerage 0.3 JET PROPULSION LABORATORY 0.7 0 10 30 20 40 100 9 20 70 M.SANDOR 120 80 110 90 Time to Foilure (Yrs) 78

Figure 6

100%

0.9

ı

JET PROPULSION LABORATORY M.Sandor





Figure 7

METAL 1 TIME TO FAILURE (1.01) FOR ELECTROMIGRATION JET PROPULSION LABORATORY M.SANDOR



JET PROPULSION LABORATORY M.SANDOR




Figure 8A

# SECTION 2.5 Electrical Characterization Data


# Example

JPL Alpha-11 A1020 FPGA

03-APR-1992 17:55:56.59 Datecode: 9129

Temp: 25 Ser #: 10

Page: 1

Source file: alpha11.C:H35

Endpoint: 2000hrs

Functional test params: Vcc = 4.50V, Vih = 3.00V, Vil = 0.00V.

Functional test params: Vcc = 4.75V, Vih = 3.00V, Vil = 0.00V.

Functional test params: Vcc = 5.00V, Vih = 3.00V, Vil = 0.00V.

Functional test params: Vcc = 5.25V, Vih = 3.00V, Vil = 0.00V.

Functional test params: Vcc = 5.50V, Vih = 3.00V, Vil = 0.00V.

VCC	s: Ins = 3.00V/0.00V, 4.5	4.75			
		4.75	5	5.25	5.5
QO	4.2025	4.4667	4 7005		
Q1	4.2001	4.4643	4.7285	4.9878	5.2471
Q2	4.2001	4.4618	4.726	4.9829	5.2422
Q3	4.1854	4.4472	4.7236	4.9829	5.2397
FF1	4.2025	4.4667	4.7065	4.9658	5.2226
FF2	4.2074	4.4692	4.726	4.9853	5.2446
TOUT1	4.1952		4.7309	4.9902	5.2471
TOUT5	4.1977	4.4569	4.7187	4.978	5.2373
DCEO	4.1977	4.4594	4.7211	4.9804	5.2397
DCE1	4.2001	4.4618	4.7211	4.9829	5.2397
DCE2	4.2025	4.4643	4.726	4.9853	5.2446
DCE3	4.1977	4.4667	4.7285	4.9853	5.2446
DCE4	4.2074	4.4594	4.7236	4.9804	5.2397
DCE5	4.2025	4.4716	4.7309	4.9902	5.2471
DCE6	4.205	4.4667	4.7285	4.9853	5.2446
DCE7		4.4692	4.7285	4.9878	5.2471
DCE8	4.2074	4.4692	4.7309	4.9902	5.2495
DCE9	4.205	4.4692	4.7285	4.9878	5.2471
DCE10	4.2074	4.4692	4.7309	4.9902	5.2471
DCE11	4.2074	4.4692	4.7285	4.9902	
DCE12	4.2025	4.4643	4.726	4.9853	5.2446
DCE13	4.2001	4.4618	4.7236	4.9829	5.2397
DCE13	4.2001	4.4643	4.7236	4.9829	5.2397
	4.1977	4.4618	4.7236	4.9804	5.2422
OCE15	4.2025	4.4643	4.7211	4.9829	5.2373
CE16	4.1977	4.4594	4.7211	4.9804	5.2397
CE17	4.1977	4.4594	4.7236	4.9804	5.2397
CE18	4.1977	4.4594	4.7211		5.2397
CE19	4.2001	4.4643	4.7236	4.9829	5.2397
CE20	4.1952	4.4618	4.7211	4.9853	5.2422
CE21	4.1928	4.4569	4.7187	4.9804	5.2397
CE22	4.1952	4.4569		4.978	5.2373
CE23	4.1977	4.4594	4.7211	4.9804	5.2397
CE24	4.1928	4.4569	4.7211	4.9804	5.2397
CE25	4.1977	4.4594	4.7187	4.978	5.2373
CE26	4.2001	4.4618	4.7211	4.9804	5.2397
CE27	4.1952	4.4594	4.7211	4.9829	5.2422
CE28	4.1952		4.7211	4.9804	5.2373
CE29	4.183	4.4594	4.7187	4.978	5.2348
CE30	4.1928	4.4447	4.7016	4.9609	5.2177
CE31	4.1903	4.4545	4.7162	4.9731	5.2324
E32	4.2074	4.4521	4.7114	4.9731	5.2299
E33		4.4692	4.7309	4.9902	5.2495
	4.205	4.4667	4.7285	4.9878	5.2446

					5.0446
		4 4667	4.7285	4.9878	5.2446 5.2471
DCE34	4.2074	4.4667 4.4692	4.7309	4.9902	5.2397
DCE35	4.2074		4.7211	4.9829	5.2397
DCE36	4.1977	4.4643	4.726	4.9853	5.2446
DCE37	4.2025	4.4643	4.726	4.9853	5.2495
DCE38	4.2025	4.4667	4.7309	4.9902	5.2373
DCE39	4.2074	4.4692	4.7187	4.978	5.2348
MOUT40	4.1952	4.4569 4.4545	4.7162	4.9755	5.2177
MOUT41	4.1928	4.4472	4.7016	4.9609	5.2153
MOUT42	4.1854	4.4447	4.704	4.9584	5.2104
MOUT43	4.1854	4.4398	4.6991	4.956	5.2422
MOUT44	4.1805	4.4643	4.7236	4.9829	5.2348
MOUT45	4.2025	4.4594	4.7187	4.978	5.2348
MOUT46	4.1977	4.4594	4.7187	4.978	3.20
MOUT47	4.1977				
	3.00V/0.00V, 10 =	4.000mA, Max =	400mv/Min = 0.0	5.25	5.5
	4.5	4.75	5	5.25	
VCC	4.5			1.08E-01	1.05E-01
	1.15E-01	1.13E-01	1.15E-01	1.03E-01	1.03E-01
Q0	1.13E-01	1.10E-01	1.08E-01	1.08E-01	1.05E-01
<b>Q1</b>	1.17E-01	1.13E-01	1.10E-01	1.05E-01	1.05E-01
Q2		1.10E-01	1.08E-01	1.08E-01	1.05E-01
<b>Q</b> 3	1.15E-01	1.13E-01	1.10E-01	1.08E-01	1.05E-01
FF1	1.17E-01	1.13E-01	1.10E-01	1.05E-01	1.05E-01
FF2	1.15E-01	1.13E-01	1.10E-01	1.08E-01	1.05E-01
TOUT1	1.17E-01	1.13E-01	1.10E-01	1.03E-01	1.03E-01
TOUT5	1.17E-01	1.10E-01	1.08E-01		1.05E-01
DCEO	1.15E-01	1.13E-01	1.10E-01	1.08E-01	1.05E-01
DCE1	1.17E-01	1.15E-01	1.13E-01	1.08E-01	1.03E-01
DCE2	1.20E-01	1.13E-01	1.10E-01	1.08E-01	1.05E-01
DCE3	1.17E-01	1.15E-01	1.10E-01	1.08E-01	1.05E-01
DCE4	1.17E-01	1.15E-01	1.10E-01	1.08E-01	1.05E-01
DCE5	1.17E-01	1.13E-01	1.10E-01	1.08E-01	1.05E-01
DCE6	1.17E-01	1.13E-01	1.10E-01	1.08E-01	1.03E-01
DCE7	1.17E-01	1.13E-01	1.10E-01	1.05E-01	1.05E-01
DCE8	1.15E-01	1.15E-01	1.10E-01	1.05E-01	1.05E-01
DCE9	1.17E-01	1.15E-01	1.10E-01	1.08E-01	1.05E-01
DCE10	1.17E-01	1.13E-01	1.10E-01	1.08E-01	1.03E-01
DCE11	1.15E-01	1.13E-01	1.10E-01	1.05E-01	1.03E-01
DCE12	1.15E-01	1.13E-01	1.10E-01	1.08E-01	1.05E-01
DCE13	1.17E-01	1.15E-01	1.10E-01	1.08E-01	1.03E-01
DCE14	1.17E-01	1.13E-01	1.08E-01	1.08E-01	1.03E-01
DCE15	1.15E-01	1.13E-01	1.08E-01	1.05E-01	1.03E-01
DCE16	1.15E-01	1.10E-01	1.08E-01	1.03E-01	1.05E-01
DCE17	1.15E-01		1.10E-01	1.08E-01	1.05E-01
DCE18	1.17E-01	1.15E-01 1.15E-01	1.13E-01	1.08E-01	1.08E-01
DCE19	1.20E-01	1.17E-01	1.15E-01	1.10E-01	1.05E-01
DCE20	1.20E-01	1.13E-01	1.10E-01	1.05E-01	1.05E-01
DCE21	1.17E-01	1.15E-01	1.10E-01	1.08E-01	1.03E-01
DCE22	1.17E-01	1.13E-01	1.10E-01	1.08E-01	1.05E-01
DCE23	1.17E-01	1.15E-01	1.10E-01	1.08E-01	1.08E-01
DCE24	1.17E-01	1.155-01	1.13E-01	1.08E-01	1.08E-01
DCE25	1.17E-01	1.15E-01	1.13E-01	1.10E-01	1.085-01
DCE26	1.20E-01	1.15E-01	1.10E-01	1.08E-01	1.05E-01
DCE27	1.17E-01	1.15E-01	1.10E-01	1.08E-01	1.05E-01
DCE28	1.17E-01	1.15E-01	1.13E-01	1.10E-01	1.08E-01
DCE29	1.20E-01	1.15E-01	1.10E-01	1.05E-01	1.05E-01
DCE30	1.17E-01	1.13E-01	1.13E-01	1.10E-01	1.08E-01
DCE31	1.20E-01	1.15E-01	1.10E-01	1.08E-01	1.05E-01
DCE32	1.17E-01	1.13E-01	1.10E-01	1.05E-01	1.05E-01
DCE32	1.15E-01	1.13E-01	1.10E-01	1.08E-01	1.03E-01
	1.15E-01	1.13E-01	1.08E-01	1.05E-01	1.03E-01
DCE34	1.15E-01	1.13E-01	1.10E-01	1.08E-01	1.05E-01
DCE35	1.17E-01	1.13E-01	1.13E-01	1.08E-01	1.05E-01
DCE36	1.20E-01	1.15E-01	1.135-01	1.08E-01	1.08E-01
DCE37	1.20E-01	1.15E-01	1.10E-01		
DCE38			•	F	N10_25.XLS Page 2
				86	

DCE39	1.20E-01	1 175 04			
MOUT40	1.17E-01	1.17E-01	1.15E-01	1.10E-01	1.08E-01
MOUT41	1.15E-01	1.15E-01	1.10E-01	1.08E-01	1.05E-01
MOUT42		1.13E-01	1.10E-01	1.05E-01	1.03E-01
MOUT43	1.15E-01	1.10E-01	1.08E-01	1.05E-01	1.03E-01
	1.17E-01	1.13E-01	1.10E-01	1.08E-01	1.05E-01
MOUT44	1.17E-01	1.13E-01	1.10E-01	1.08E-01	
MOUT45	1.17E-01	1.15E-01	1.10E-01	1.08E-01	1.05E-01
MOUT46	1.17E-01	1.13E-01	1.10E-01		1.05E-01
MOUT47	1.17E-01	1.13E-01	1.08E-01	1.05E-01 1.08E-01	1.03E-01
				1.086-01	1.03E-01
Isb Params:	Ins = 3.00V, Outs = 0	Open, Max = 25e-3.	Min = 0		
VCC	4.5	4.75	5	5 A5	
			3	5.25	5.5
VCC	5.96E-03	8.44E-03	1 105 00		
		0117200	1.10E-02	1.33E-02	1.48E-02
IIL Params:	Vin = 0.00V, $Min = -1$	OUA/May - 10UA			
VCC	4.5		_		
		4.75	5	5.25	5.5
RESET	o	1 005 40			
OE	-1.22E-10	-1.22E-10	-1.83E-10	-6.10E-11	0
LOAD		6.10E-11	0	0	-6.10E-11
CLKIN	-6.10E-11	-1.22E-10	-1.22E-10	6.10E-11	-6.10E-11
TIN	0	0	0	0	-1.83E-10
	0	0	-1.83E-10	6.10E-11	
SEL1	-6.10E-11	-1.22E-10	-1.22E-10	-1.22E-10	6.10E-11
SEL2	-1.83E-10	0	-6.10E-11	0	0
SEL3	0	0	6.10E-11		0
SEL4	-6.10E-11	6.10E-11	6.10E-11	0	-1.22E-10
Q0	-1.83E-10	-6.10E-11	6.10E-11	-1.22E-10	1.83E-10
Q1	0	0		-6.10E-11	-6.10E-11
Q2	-1.83E-10	-1.22E-10	-6.10E-11	-1. <b>83E</b> -10	-1.83E-10
Q3	0	-6.10E-11	-1.83E-10	6.10E-11	0
	•	0.102-11	6.10E-11	-1.83E-10	-6.10E-11
IIH Params: V	/in=VCC, Min=-10L	IA /A4 1011A			
VCC	4.5				
	7.5	4.75	5	5.25	5.5
RESET	2.44E-10				
OE		0	1.22E-10	1.22E-10	0
LOAD	1.22E-10	1.83E-10	1.22E-10	0	Ö
CLKIN	6.10E-11	1.22E-10	6.10E-11	6.10E-11	1.22E-10
	1.83E-10	1.83E-10	6.10E-11	1.22E-10	
TIN	6.10E-11	1.22E-10	6.10E-11	6.10E-11	1.22E-10
SEL1	0	6.10E-11	-6.10E-11	0	6.10E-11
SEL2	1.83E-10	1.22E-10	1.22E-10	•	1.22E-10
SEL3	1.83E-10	-6.10E-11	1.83E-10	1.83E-10	1.22E-10
SEL4	6.10E-11	1.83E-10	2.44E-10	1.83E-10	3.66E-10
QO	1.22E-10	6.10E-11	1.22E-10	1.22E-10	1.83E-10
Q1	6.10E-11	2.44E-10	1.225-10	6.10E-11	1.83E-10
Q2	1.83E-10	1.83E-10	1.22E-10	1.22E-10	0
Q3	1.22E-10	2.44E-10	1.22E-10	-6.10E-11	1.22E-10
	10	2.446-10	1.22E-10	6.10E-11	1.22E-10
IOZL Params: \	Vin=0.00V, Min=-1	0114/44. 40			
VCC	4.5				
	4.5	4.75	5	5.25	5.5
DCEO	_				3.3
	0	0	6.10E-11	-1.83E-10	6.10E-11
DCE1	-6.10E-11	-6.10E-11	0	0	
DCE2	-6.10E-11	0	6.10E-11		-1.22E-10
DCE3	0	-6.10E-11	1.22E-10	0	-6.10E-11
DCE4	0	1.22E-10	0	1.22E-10	-1.22E-10
DCE5	0	0	-6.10 <b>E</b> -11	-6.10E-11	-6.10E-11
DCE6	6.10E-11	-6.10E-11		0	0
DCE7	-6.10E-11	6.10E-11	0	-6.10E-11	-2.44E-10
DCE8	-1.22E-10		6.10E-11	-6.10E-11	-1.22E-10
DCE9	0	0	6.10E-11	6.10E-11	-6.10E-11
DCE10		1.22E-10	0	0	6.10E-11
DCE11	0	-6.10E-11	6.10E-11	0	6.10E-11
DCE12	6.10E-11	-6.10E-11	0	Ō	-6.10E-11
DUE 12	0	1.22E-10	0	ō	-1.22E-10
				~	1.44E-10

				-1.22E-10	0
	6.10E-11	-1.22E-10	-6.10E-11	-6.10E-11	0
DCE13	0	0	0	0	6.10E-11
DCE14	0	1.22E-10	0	-6.10E-11	0
DCE15	6.10E-11	0	-6.10E-11	-1.22E-10	-6.10E-11
DCE16	0	0	-1.22E-10	-6.10E-11	-1.22E-10
DCE17	Ö	-1.83E-10	0	-1.22E-10	-1.83E-10
DCE18	Ö	-1.22E-10	0	-1.83E-10	-6.10E-11
DCE19	6.10E-11	-2.44E-10	-6.10E-11	1.83E-10	6.10E-11
DCE20	-1.83E-10	-1.22E-10	-1.83E-10	0	-1.83E-10
DCE21	6.10E-11	0	-1.83E-10	6.10E-11	0
DCE22	-1.22E-10	-6.10E-11	-6.10E-11	-1.22E-10	-1.22E-10
DCE23	-6.10E-11	-1.22E-10	6.10E-11	0	0
DCE24	-6.10E-11	0	-6.10E-11	-6.10E-11	1.22E-10
DCE25	-6.10E-11	-1.83E-10	6.10E-11	6.10E-11	0
DCE26	6.10E-11	0	-6.10E-11	0	6.10E-11
DCE27	0.102 //	6.10E-11	-6.10E-11	-1.83E-10	0
DCE28	-6.10E-11	0	-1.22E-10 -6.10E-11	1.22E-10	0
DCE29	-1.22E-10	-6.10E-11	-6.102-11	0	0
DCE30	1.22E-10	6.10E-11		0	-1.83E-10
DCE31	6.10E-11	1.83E-10	1.83E-10	-3.66E-10	0
DCE32	-6.10E-11	1.22E-10	-6.10E-11	6.10E-11	1.83E-10
DCE33	-2.44E-10	1.22E-10	6.10E-11 O	-6.10E-11	-6.10E-11
DCE34	0	-1.22E-10		-1.83E-10	-1.22E-10
DCE35	6.10E-11	-1.83E-10	1.22E-10 0	0	0
DCE36	0.102-11	6.10E-11		-1.83E-10	-1.22E-10
DCE37	Ö	-6.10E-11	1.22E-10	0	6.10E-11
DCE38	o	-6.10E-11	-2.44E-10	6.10E-11	0
DCE39	o	-6.10E-11	0	-1.22E-10	0
MOUT40		-2.44E-10	-6.10E-11	0	0
MOUT41	-1.22E-10	0	. 0	-6.10E-11	0
MOUT42	-1.83E-10	6.10E-11	0	6.10E-11	-6.10E-11
MOUT43	0	1.22E-10	6.10E-11	1.22E-10	-2.44E-10
MOUT44	0	0	0	-6.10E-11	0
MOUT45	-1.83E-10	-1.22E-10	6.10E-11	6.10E-11	0
MOUT46	-6.10E-11	6.10E-11	6.10E-11	6.10E-11	
MOUT47	-6.10E-11	0.102			
		1011A/Max = 10UA		5.25	5.5
IOZH Param	s: Vin=VCC, Min=-	4.75	5	5.25	
VCC	4.5			3.05E-10	2.44E-10
		1.83E-10	3.05E-10	6.10E-11	0
DCE0	1.22E-10	1.83E-10	1.22E-10		1.22E-10
DCE1	1.83E-10	0	1.22E-10	1.22E-10	1.22E-10
DCE2	1.83E-10	6.10E-11	1.22E-10	1.83E-10	0
DCE3	2.44E-10	1.22E-10	2.44E-10	1.22E-10	2,44E-10
DCE4	-6.10E-11	6.10E-11	6.10E-11	1.83E-10	1.22E-10
DCE5	1.22E-10	6.10E-11	2.44E-10	0	0
DCE6	1.22E-10	6.10E-11	6.10E-11	3.05E-10	0
DCE7	-6.10E-11	1.83E-10	6.10E-11	3.05E-10	1.22E-10
DCE8	6.10E-11	6.10E-11	1.83E-10	6.10E-11	1.22E-10
DCE9	6.10E-11	6,102-11	6.10E-11	6.10E-11	2.44E-10
DCE10	1.83E-10		6.10E-11	6.10E-11	0
DCE11	1.22E-10	6.10E-11	1.83E-10	6.10E-11	1.22E-10
DCE12	0	6.10E-11	2.44E-10	1.83E-10	1.22E-10
DCE12	1.83E-10	1.22E-10	1.83E-10	6.10E-11	4 005 10
	1.83E-10	6.10E-11		U	
DCE14	6.10E-11	3.05E-10	10	3.052-10	A 40F 11
DCE15	2.44E-10	1.83E-10		, ,	10
DCE16	6.10E-11	1.22E-10	- 405 11		1.83E-10
DCE17	6.10E-11	6.10E-11		,	6.106-11
DCE18	1.22E-10	1.83E-10		6.10E-1	1.22E-10
DCE19	1.22E-10	6.10E-11		-1.22E-10	3 6.10t-11
DCE20	1,222 10	6.10E-1			1 6.10E-11
DCE21	1.22E-10	6.10E-1	1.22E-1		1
DCE22	1.22E-10	-6.10E-1	1 6.10E-1	0.105.1	1 6.10E-11
DCE23	1.225-10	-6.10E-1	1	•	0 1.22E-10
DCE24	2,44E-10	·	0 1.83E-1	O	
DCE25	2,445-11	•			FN10_25.XLS Page 4
				88	

DCE26	6.10E-11	1.22E-10	6.10E-11	-6.10E-11	2.44E-10
DCE27	6.10E-11	1.22E-10	2.44E-10	1.22E-10	1.22E-10
DCE28	1.22E-10	1.83E-10	1.22E-10	1.83E-10	1.22E-10
DCE29	1.22E-10	6.10E-11	1.22E-10	6.10E-11	1.22E-10
DCE30	3.05E-10	1.83E-10	-6.10E-11	3.05E-10	1.22E-10
DCE31	1.83E-10	1.22E-10	2.44E-10	1.22E-10	6.10E-11
DCE32	6.10E-11	6.10E-11	1.83E-10	1.83E-10	6.10E-11
DCE33	0	-6.10E-11	0	6.10E-11	0
DCE34	1.22E-10	0	3.05E-10	1.83E-10	2.44E-10
DCE35	6.10E-11	6.10E-11	1.22E-10	0	1.22E-10
DCE36	2.44E-10	6.10E-11	6.10E-11	6.10E-11	0
DCE37	1.83E-10	1.22E-10	-6.10E-11	-6.10E-11	6.10E-11
DCE38	1.22E-10	1.22E-10	1.22E-10	1.83E-10	6.10E-11
DCE39	1.83E-10	-6.10E-11	6.10E-11	6.10E-11	0.102-11
MOUT40	6.10E-11	0	1.83E-10	6.10E-11	-6.10E-11
MOUT41	1.83E-10	2.44E-10	-1.22E-10	1.22E-10	1.22E-10
MOUT42	1.83E-10	0	2.44E-10	6.10E-11	1.22E-10
MOUT43	0	6.10E-11	6.10E-11	6.10E-11	1.22E-10
MOUT44	1.83E-10	0	1.22E-10	6.10E-11	1.83E-10
MOUT45	1.83E-10	6.10E-11	6.10E-11	1.22E-10	6.10E-11
MOUT46	-6.10E-11	0	2.44E-10	-6.10E-11	1.22E-10
MOUT47	3.05E-10	Ō	6.10E-11	6.10E-11	6.10E-11
		•	0.102 11	0.106-11	6. IUE-11
IOS Params	:VO =0.00V, Min=-1	00mA/Max = -10m/	A		
vcc	4.5	4.75	· 5	5.25	<b>c</b> c
		.,,,	J	3.25	5.5
QO	-2.23E-02	-2.47E-02	-2.70E-02	-2.93E-02	2 105 02
Q1	-2.23E-02	-2.45E-02	-2.68E-02	-2.92E-02	-3.18E-02 -3.16E-02
Q2	-2.20E-02	-2.43E-02	-2.66E-02	-2.90E-02	-3.13E-02
Q3	-2.19E-02	-2.41E-02	-2.65E-02	-2.88E-02	
FF1	-2.23E-02	-2.45E-02	-2.68E-02	-2.92E-02	-3.12E-02
FF2	-2.23E-02	-2.46E-02	-2.70E-02	-2.94E-02	-3.16E-02
TOUT1	-2.15E-02	-2.38E-02	-2.60E-02	-2.84E-02	-3.18E-02
TOUT5	-2.17E-02	-2.39E-02	-2.62E-02	-2.85E-02	-3.07E-02
DCEO	-2.17E-02	-2.40E-02	-2.62E-02	-2.85E-02	-3.09E-02
DCE1	-2.17E-02	-2.40E-02	-2.62E-02	-2.85E-02	-3.09E-02
DCE2	-2.19E-02	-2.41E-02	-2.65E-02	-2.88E-02	-3.09E-02
DCE3	-2.16E-02	-2.39E-02	-2.62E-02	-2.85E-02	-3.12E-02
DCE4	-2.23E-02	-2.46E-02	-2.70E-02	-2.93E-02	-3.09E-02
DCE5	-2.21E-02	-2.45E-02	-2.68E-02	-2.91E-02	-3.18E-02
DCE6	-2.23E-02	-2.46E-02	-2.70E-02	-2.91E-02 -2.93E-02	-3.15E-02
DCE7	-2.24E-02	-2.48E-02	-2.71E-02	-2.95E-02 -2.95E-02	-3.17E-02
DCE8	-2.23E-02	-2.46E-02	-2.70E-02	2.002.02	-3.20E-02
DCE9	-2.23E-02	-2.46E-02	-2.70E-02	-2.94E-02 -2.94E-02	-3.18E-02
DCE10	-2.25E-02	-2.48E-02	-2.71E-02	-2.95E-02	-3.18E-02
DCE11	-2.21E-02	-2.43E-02	-2.66E-02	-2.90E-02	-3.20E-02
DCE12	-2.19E-02	-2.42E-02	-2.65E-02	-2.89E-02	-3.14E-02
DCE13	-2.20E-02	-2.43E-02	-2.66E-02	-2.89E-02	-3.13E-02
DCE14	-2.21E-02	-2.44E-02	-2.67E-02		-3.13E-02
DCE15	-2.20E-02	-2.43E-02	-2.66E-02	-2.90E-02	-3.15E-02
DCE16	-2.17E-02	-2.40E-02		-2.89E-02	-3.13E-02
DCE17	-2.16E-02	-2.39E-02	-2.62E-02	-2.86E-02	-3.09E-02
DCE18	-2.17E-02	-2.40E-02	-2.62E-02	-2.85E-02	-3.09E-02
DCE19	-2.19E-02		-2.63E-02	-2.86E-02	-3.10E-02
DCE20	-2.15E-02	-2.41E-02	-2.65E-02	-2.88E-02	-3.12E-02
DCE21		-2.37E-02	-2.60E-02	-2.84E-02	-3.07E-02
DCE21	-2.16E-02	-2.38E-02	-2.62E-02	-2.85E-02	-3.09E-02
DCE22	-2.16E-02	-2.38E-02	-2.62E-02	-2.84E-02	-3.07E-02
DCE23	-2.16E-02	-2.39E-02	-2.62E-02	-2.85E-02	-3.08E-02
	-2.16E-02	-2.38E-02	-2.61E-02	-2.84E-02	-3.07E-02
DCE25	-2.16E-02	-2.39E-02	-2.62E-02	-2.85E-02	-3.09E-02
DCE26	-2.19E-02	-2.41E-02	-2.65E-02	-2.88E-02	-3.12E-02
DCE27	-2.18E-02	-2.41E-02	-2.64E-02	-2.88E-02	-3.12E-02
DCE28	-2.18E-02	-2.41E-02	-2.64E-02	-2.88E-02	-3.12E-02
DCE29	-2.16E-02	-2.39E-02	-2.62E-02	-2.85E-02	-3.09E-02
DCE30	-2.18E-02	-2.41E-02	-2.64E-02	-2.87E-02	-3.11E-02
					_

				2 025 02	-3.06E-02
DCE31	-2.15E-02	-2.37E-02	-2.60E-02	-2.83E-02 -2.95E-02	-3.19E-02
DCE32	-2.24E-02	-2.47E-02	-2.71E-02	-2.95E-02	-3.18E-02
DCE33	-2.24E-02	-2.47E-02	-2.71E-02	-2.93E-02 -2.92E-02	-3.16E-02
DCE34	-2.22E-02	-2.45E-02	-2.68E-02	-2.93E-02	-3.17E-02
DCE35	-2.23E-02	-2.46E-02	-2.70E-02	-2.93E-02 -2.88E-02	-3.12E-02
DCE36	-2.19E-02	-2.41E-02	-2.65E-02	-2.88E-02 -2.90E-02	-3.13E-02
DCE37	-2.20E-02	-2.43E-02	-2.66E-02	-2.90E-02	-3.14E-02
DCE38	-2.20E-02	-2.43E-02	-2.66E-02	-2.92E-02	-3.16E-02
DCE39	-2.22E-02	-2.45E-02	-2.68E-02	-2.84E-02	-3.07E-02
MOUT40	-2.16E-02	-2.38E-02	-2.61E-02	-2.80E-02	-3.04E-02
MOUT41	-2.13E-02	-2.35E-02	-2.58E-02	-2.93E-02	-3.17E-02
MOUT42	-2.23E-02	-2.47E-02	-2.70E-02	-2.91E-02	-3.15E-02
MOUT43	-2.21E-02	-2.44E-02	-2.67E-02	-2.90E-02	-3.13E-02
MOUT44	-2.20E-02	-2.43E-02	-2.66E-02	-2.90E-02	-3.14E-02
MOUT45	-2.21E-02	-2.43E-02	-2.66E-02	-2.90E-02	-3.14E-02
MOUT46	-2.20E-02	-2.43E-02	-2.66E-02	-2.91E-02	-3.15E-02
MOUT47	-2.21E-02	-2.44E-02	-2.68E-02	2.0 / 2 0 2	
IOSP Params:\	VO = VCC, Min = 20	mA/Max = 140mA	-	5.25	5.5
VCC	4.5	4.75	5	3.23	
00	5.95E-02	6.43E-02	6.90E-02	7.36E-02	7.81E-02 7.80E-02
00	5.96E-02	6.43E-02	6.90E-02	7.36E-02	7.85E-02
Q1	5.99E-02	6.46E-02	6.93E-02	7.40E-02	7.85E-02 7.85E-02
Q2	5.99E-02	6.46E-02	6.94E-02	7.40E-02	7.80E-02
Q3	5.95E-02	6.43E-02	6.89E-02	7.35E-02	7.82E-02
FF1	5.96E-02	6.44E-02	6.91E-02	7.37E-02	7.78E-02
FF2 TOUT1	5.95E-02	6.42E-02	6.88E-02	7.34E-02	7.73E-02
TOUTS	5.91E-02	6.38E-02	6.84E-02	7.29E-02	7.88E-02
DCEO	6.00E-02	6.49E-02	6.96E-02	7.43E-02	7.88E-02
DCE1	6.01E-02	6.49E-02	6.96E-02	7.43E-02	7.85E-02
DCE2	5.98E-02	6.45E-02	6.93E-02	7.39E-02	7.82E-02
DCE3	5.95E-02	6.43E-02	6.90E-02	7.37E-02	7.73E-02
DCE4	5.89E-02	6.37E-02	6.83E-02	7.29E-02 7.31E-02	7.76E-02
DCE5	5.92E-02	6.39E-02	6.85E-02	7.31E-02 7.32E-02	7.76E-02
DCE6	5.92E-02	6.39E-02	6.85E-02	7.31E-02	7.76E-02
DCE7	5.91E-02	6.39E-02	6.85E-02	7.37E-02 7.37E-02	7.82E-02
DCE8	5.95E-02	6.43E-02	6.90E-02	7.37E-02 7.37E-02	7.82E-02
DCE9	5.96E-02	6.43E-02	6.90E-02	7.40E-02	7.85E-02
DCE10	5.98E-02	6.46E-02	6.93E-02	7,45E-02	7.90E-02
DCE11	6.02E-02	6.51E-02	6.98E-02	7.43E-02	7.88E-02
DCE12	6.01E-02	6.49E-02	6.96E-02	7.39E-02	7.85E-02
DCE13	5.98E-02	6.46E-02	6.93E-02	7.37E-02	7.82E-02
DCE14	5.96E-02	6.44E-02	6.90E-02	7.37E-02	7.82E-02
DCE15	5.96E-02	6.43E-02	6.90E-02	7.35E-02	7.81E-02
DCE16	5.95E-02	6.43E-02	6.90E-02	7.33E-02	7.79E-02
DCE17	5.92E-02	6.40E-02	6.87E-02	7.30E-02	7.75E-02
DCE18	5.90E-02	6.37E-02	6.84E-02	7.30E-02	7.76E-02
DCE19	5.91E-02	6.38E-02	6.84E-02	7.20E-02	7.64E-02
DCE20	5.84E-02	6.30E-02	6.76E-02	7.23E-02	7.66E-02
DCE21	5.85E-02	6.32E-02	6.77E-02	7.23E-02	7.66E-02
DCE22	5.85E-02	6.32E-02	6.78E-02	7.24E-02	7.68E-02
DCE23	5.86E-02	6.33E-02	6.79E-02	7.25E-02	7.69E-02
DCE24	5.87E-02	6.34E-02	6.80E-02	7.23E-02	7.67E-02
DCE25	5.85E-02	6.32E-02	6.78E-02	7.19E-02	7.63E-02
DCE26	5.83E-02	6.29E-02	6.75E-02	7.13E-02 7.21E-02	7.65E-02
DCE27	5.84E-02	6.30E-02	6.76E-02	7.20E-02	7.63E-02
DCE28	5.84E-02	6.30E-02	6.76E-02	7.19E-02	7.63E-02
DCE29	5.82E-02	6.29E-02	6.74E-02	7.19E-02 7.18E-02	7.61E-02
DCE30	5.82E-02	6.28E-02	6.73E-02	7.15E-02 7.15E-02	7.59E-02
DCE31	5.80E-02	6.26E-02	6.71E-02	7.15E-02 7.34E-02	7.79E-02
DCE32	5.94E-02	6.41E-02	6.88E-02	7.35E-02	7.80E-02
DCE33	5.95E-02	6.42E-02	6.89E-02	7.41E-02	7.87E-02
DCE34	5.99E-02	6.48E-02	6.95E-02	7.41E-02	7.87E-02
DCE35	6.00E-02	6.48E-02	6.95E-02	/.41E-UZ	,
5555					

DCE36	5.98E-02	6.46E-02	6.93E-02	7.40E-02	7.85E-02
DCE37	5.91E-02	6.38E-02	6.85E-02	7.30E-02	7.76E-02
DCE38	5.91E-02	6.38E-02	6.84E-02	7.30E-02	7.76E-02
DCE39	5.88E-02	6.35E-02	6.82E-02	7.27E-02	7.72E-02
MOUT40	5.87E-02	6.34E-02	6.80E-02	7.25E-02	7.69E-02
MOUT41	5.90E-02	6.38E-02	6.84E-02	7.29E-02	7.73E-02
MOUT42	5.91E-02	6.38E-02	6.84E-02	7.30E-02	7.74E-02
MOUT43	5.92E-02	6.39E-02	6.85E-02	7.31E-02	7.76E-02
MOUT44	5.92E-02	6.39E-02	6.85E-02	7.31E-02	7.75E-02
MOUT45	5.96E-02	6.44E-02	6.91E-02	7.38E-02	7.83E-02
MOUT46	5.96E-02	6.44E-02	6.91E-02	7.37E-02	7.83E-02
MOUT47	5.96E-02	6.44E-02	6.91E-02	7.38E-02	7.83E-02
VIH Params: N	Max = 2.0V/Min = 0.8\	/			
vcc	4.5	4.75	5	5.25	5.5
RESET	1.3301	1.3711	1,4199	1,4688	1.5215
OE	1.3203	1.3711	1,4199	1.4688	1.4961
LOAD	1.3242	1,3652	1.418	1.4844	1.498
CLKIN	1.3613	1.4277	1.4902	1.5547	1.6172
TIN	1.3379	1.3926	1.4355	1.4805	1.5352
SEL1	1,3184	1.3691	1.418	1.4648	1.5098
SEL2	1.3125	1.3633	1.4121	1.459	1.5078
SEL3	1.3242	1.377	1.4258	1.4707	1.5137
SEL4	1.3047	1.3555	1.4043	1.4551	1.502
QO	1.3008	1.3516	1.4023	1.4492	1.4961
Q1	1.3086	1.3555	1.4043	1.4512	1.498
Q2	1.3027	1.3516	1.3984	1.4453	1.4902
Q3	1.3027	1.3516	1.4004	1.4512	1.4941
VIL Params: N	Лах = 2.0V/Min = 0.8\	/			
VCC	4.5	4.75	5	5.25	5.5
RESET	1.291	1.3379	1.3848	1.4316	1.4766
OE	1.2344	1.2598	1.3086	1.3535	1.4004
LOAD	1.2676	1.3086	1.3574	1.4043	1.4492
CLKIN	1.0723	1.1152	1.1582	1.2012	1.2422
TIN	1.1895	1.2324	1.2813	1.3281	1.375
SEL1	1,1523	1.1895	1.2383	1.2852	1.332
SEL2	1.1602	1.1895	1.2324	1.2754	1.3164
SEL3	1.1602	1,1953	1.2422	1.291	1.334
SEL4	1.1484	1.1914	1.2461	1.2969	1.3457
Q0	1.2324	1.2813	1.3281	1.375	1.4199
Q1	1.2676	1.3184	1.3633	1,4102	1.457
Q2	1.2148	1.2637	1.3105	1.3574	1.4023
Q3	1.2168	1.2656	1.3145	1.3594	1.4043

DEVICE PASSED ALL TESTS

JPL Alpha-11 A1020 FPGA

03-APR-1992 11:57:25.21 Datecode: 9129 Page:

Temp: 25 Ser #: 10 Page: 1

Source file: alpha11.C:H35

Endpoint: 2000hrs

Tpzl Params:	: Ins = 3.00V/0	.00V				LIBERT OF EVEN STATE
vcc	4.5	4.75	5	5.25	5.5	LIMIT @ 5V only
DCE0	7.05E-08	6.88E-08	6.54E-08	6.32E-08	6.15E-08	1.5E-07
DCE1	7.17E-08	6.95E-08	6.63E-08	6.46E-08	6.27E-08	1.5E-07
DCE2	6.92E-08	6.72E-08	6.39E-08	6.19E-08	6.01E-08	1.5E-07
DCE3	7.03E-08	6.68E-08	6.45E-08	6.26E-08	6.09E-08	1.5E-07
DCE4	6.82E-08	6.49E-08	6.27E-08	6.05E-08	5.89E-08	1.5E-07
DCE5	6.77E-08	6.59E-08	6.28E-08	6.05E-08	5.87E-08	1.5E-07
DCE6	6.78E-08	6.53E-08	6.23E-08	6.04E-08	5.86E-08	1.5E-07
DCE7	6.77E-08	6.44E-08	6.21E-08	6.01E-08	5.84E-08	1.5E-07
DCE8	6.71E-08	6.58E-08	6.27E-08	5.97E-08	5.86E-08	1.5E-07
DCE9	6.67E-08	6.50E-08	6.23E-08	5.97E-08	5.82E-08	1.5E-07
DCE10	6.66E-08	6.47E-08	6.13E-08	5.93E-08	5.77E-08	1. <b>5E-07</b>
DCE11	6.68E-08	6.38E-08	6.16E-08	5.96E-08	5.79E-08	1.5E-07
DCE12	6.70E-08	6.40E-08	6.16E-08	5.98E-08	5.81E-08	1.5E-07
DCE13	6.67E-08	6.49E-08	6.17E-08	5.96E-08	5.79E-08	1. <b>5E-</b> 07
DCE14	6.69E-08	6.48E-08	6.17E-08	5.96E-08	5.80E-08	1.5E-07
DCE15	6.69E-08	6.38E-08	6.16E-08	5.95E-08	5.79E-08	1.5E-07
DCE16	4.95E-08	4.84E-08	4.69E-08	4.55E-08	4.47E-08	1.5E-07
DCE17	5.07E-08	4.99E-08	4.80E-08	4.73E-08	4.63E-08	1.5E-07
DCE17	5.44E-08	5.36E-08	5.17E-08	5.08E-08	5.00E-08	1.5E-07
DCE18	5.58E-08	5.44E-08	5.32E-08	5.22E-08	5.13E-08	1.5E-07
	5.97E-08	5.80E-08	5.67E-08	5.55E-08	5.46E-08	1.5E-07
DCE20	5.98E-08	5.89E-08	5.70E-08	5.58E-08	5.48E-08	1.5E-07
DCE21	5.98E-08	5.89E-08	5.70E-08	5.58E-08	5.47E-08	1.5E-07
DCE22	5.97E-08	5.81E-08	5.67E-08	5.56E-08	5.47E-08	1.5E-07
DCE23	5.64E-08	5.46E-08	5.18E-08	4.94E-08	4.75E-08	1.5E-07
DCE24	5.57E-08	5.38E-08	5.14E-08	4.90E-08	4.69E-08	1.5E-07
DCE25	5.57E-08	5.39E-08	5.08E-08	4.87E-08	4.70E-08	1.5E-07
DCE26		5.30E-08	5.06E-08	4.86E-08	4.70E-08	1.5E-07
DCE27	5.59E-08 5.61E-08	5.33E-08	5.09E-08	4.88E-08	4.71E-08	1.5E-07
DCE28		5.28E-08	5.03E-08	4.85E-08	4.68E-08	1.5E-07
DCE29	5.55E-08	5.33E-08	5.09E-08	4.89E-08	4.72E-08	1.5E-07
DCE30	5.61E-08	5.29E-08	5.05E-08	4.84E-08	4.67E-08	1.5E-07
DCE31	5.56E-08		6.03E-08	5.90E-08	5.80E-08	1.5E-07
DCE32	6.29E-08	6.21E-08	5.94E-08	5.84E-08	5.74E-08	1.5E-07
DCE33	6.26E-08	6.16E-08	6.24E-08	6.13E-08	6.05E-08	1.5E-07
DCE34	6.54E-08	6.43E-08	5.69E-08	5.59E-08	5.49E-08	1.5E-07
DCE35	5.98E-08	5.82E-08	5.88E-08	5.78E-08	5.70E-08	1.5E-07
DCE36	6.18E-08	6.01E-08	5.53E-08	5.43E-08	5.34E-08	1.5E-07
DCE37	5.82E-08	5.64E-08		5.64E-08	5.53E-08	1.5E-07
DCE38	6.04E-08	5.86E-08	5.74E-08 6.32E-08	6.20E-08	6.10E-08	1.5E-07
DCE39	6.62E-08	6.45E-08		7.79E-08	7.55E-08	1.5E-07
MOUT40	8.63E-08	8.49E-08	8.04E-08		7.55E-08	1.5E-07
MOUT41	8.66E-08	8.49E-08	8.04E-08	7.79E-08	7.55E-08	1.5E-07
MOUT42	8.83E-08	8.62E-08	8.18E-08	7.93E-08	7.72E-08 7.25E-08	1.5E-07
MOUT43	8.23E-08	8.11E-08	7.67E-08	7.44E-08		1.5E-07 1.5E-07
MOUT44	8.14E-08	7.89E-08	7.46E-08	7.23E-08	7.03E-08	1.5E-07
MOUT45	7.89E-08	7.72E-08	7.26E-08	7.04E-08	6.85E-08	1.5E-07 1.5E-07
MOUT46	7.67E-08	7.49E-08	7.06E-08	6.84E-08	6.65E-08	
			92		23N I	0_25.XLS Page 1

MOUT47	7.82E-08	7.64E-08	7.19E-08	6.96E-08	6.77E-08	1.5E-07
Tozh Params	s: Ins = 3.00V/0	0.00V				
VCC	4.5	4.75	5	5.25	5.5	LIMIT
DCE0	8.02E-08	7.48E-08	7.02E-08	6.64E-08	6.41E-08	1.5E-07
DCE1	8.24E-08	7.67E-08	7.20E-08	6.88E-08	6.62E-08	1.5E-07
DCE2	8.01E-08	7.63E-08	7.02E-08	6.71E-08	6.42E-08	1.5E-07
DCE3	8.12E-08	7.67E-08	7.11E-08	6.77E-08	6.54E-08	1.5E-07
DCE4	7.90E-08	7.46E-08	6.88E-08	6.54E-08	6.31E-08	1.5E-07
DCE5	7.89E-08	7.50E-08	6.88E-08	6.55E-08	6.31E-08	1.5E-07
DCE6	7.89E-08	7.47E-08	6.88E-08	6.54E-08	6.28E-08	1.5E-07
DCE7	7.87E-08	7.47E-08	6.88E-08	6.54E-08	6.31E-08	1.5E-07
DCE8	7.63E-08	7.34E-08	6.73E-08	6.41E-08	6.23E-08	1.5E-07
DCE9	7.79E-08	7.38E-08	6.85E-08	6.42E-08	6.23E-08	1.5E-07
DCE10	7.75E-08	7.36E-08	6.85E-08	6.42E-08	6.21E-08	1.5E-07
DCE11	7.79E-08	7.39E-08	6.88E-08	6.42E-08	6.25E-08	1.5E-07
DCE12	7.82E-08	7.43E-08	6.88E-08	6.51E-08	6.25E-08	1.5E-07
DCE13	7.79E-08	7.40E-08	6.88E-08	6.42E-08	6.22E-08	1.5 <b>E-07</b>
DCE14	7.81E-08	7.41E-08	6.88E-08	6.42E-08	6.25E-08	1.5E-07
DCE15	7.81E-08	7.41E-08	6.88E-08	6.42E-08	6.24E-08	1.5E-07
DCE16	5.89E-08	5.67E-08	5.07E-08	4.87E-08	4.74E-08	1.5E-07
DCE17	6.09E-08	5.84E-08	5.20E-08	5.01E-08	4.84E-08	1.5E-07
DCE18	6.42E-08	6.26E-08	5.71E-08	5.46E-08	5.30E-08	1.5E-07
DCE19	6.62E-08	6.39E-08	5.74E-08	5.58E-08	5.41E-08	1.5E-07
DCE20	7.11E-08	6.86E-08	6.62E-08	5.97E-08	5.84E-08	1.5E-07
DCE21	7.08E-08	6.84E-08	6.34E-08	5.97E-08	5.82E-08	1.5E-07
DCE22	7.12E-08	6.86E-08	6.62E-08	5.97E-08	5.86E-08	1.5E-07
DCE23	7.11E-08	6.86E-08	6.41E-08	5.97E-08	5.85E-08	1.5E-07
DCE24	6.61E-08	6.27E-08	5.67E-08	5.31E-08	5.07E-08	1.5E-07
DCE25	6.73E-08	6.34E-08	5.64E-08	5.32E-08	5.07E-08	1.5E-07
DCE26	6.75E-08	6.37E-08	5.69E-08	5.34E-08	5.09E-08	1.5E-07
DCE27	6.74E-08	6.37E-08	5.68E-08	5.32E-08	5.08E-08	1.5E-07
DÇE28	6.73E-08	6.37E-08	5.69E-08	5.34E-08	5.07E-08	1.5E-07
DCE29	6.71E-08	6.34E-08	5.63E-08	5.29E-08	5.05E-08	1.5E-07
DCE30	6.75E-08	6.37E-08	5.67E-08	5.34E-08	5.09E-08	1.5E-07
DCE31	6.75E-08	6.37E-08	5.68E-08	5.32E-08	5.07E-08	1.5E-07
DCE32	7.21E-08	7.03E-08	6.57E-08	6.28E-08	6.12E-08	1.5E-07
DCE33	7.30E-08	7.05E-08	6.62E-08	6.31E-08	6.13E-08	1.5E-07
DCE34	8.13E-08	7.78E-08	7.38E-08	6.98E-08	6.78E-08	1.5E-07
DCE35	7.06E-08	6.42E-08	6.15E-08	5.96E-08	5.80E-08	1.5E-07
DCE36	7.26E-08	7.03E-08	6.81E-08	6.30E-08	6.10E-08	1.5E-07
DCE37	6.88E-08	6.64E-08	6.14E-08	5.86E-08	5.69E-08	1.5E-07
DCE38	7.11E-08	6.87E-08	6.32E-08	5.97E-08	5.86E-08	1.5E-07
DCE39	7.71E-08	7.44E-08	6.88E-08	6.68E-08	6.49E-08	1.5E-07
MOUT40	8.90E-08	8.42E-08	8.11E-08	7.86E-08	7.64E-08	1.5E-07
MOUT40	8.95E-08	8.46E-08	8.13E-08	7.87E-08	7.65E-08	1.5E-07
MOUT41	8.85E-08	8.50E-08	8.20E-08	7.94E-08	7.73E-08	1.5E-07
MOUT42	8.49E-08	8.08E-08	7.77E-08	7.52E-08	7.32E-08	1.5E-07
MOUT43 MOUT44	8.49E-08	7.87E-08	7.56E-08	7.31E-08	7.11E-08	1.5E-07
	8.18E-08	7.71E-08	7.38E-08	7.13E-08	6.92E-08	1.5E-07
MOUT45	7.93E-08	7.49E-08	7.19E-08	6.93E-08	6.72E-08	1.5E-07
MOUT46	7.93E-08 8.16E-08	7.63E-08	7.13E-08	7.06E-08	6.86E-08	1.5E-07
MOUT47	0.105-00	7.032-00	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			

ZSN10\_25.XLS Page 2

Toly Params	: Ins = 3.00V/0	0.00V				
VCC	4.5	4.75	5	5.25	5.5	LIMIT
DCE0	7.57E-08	6.97E-08	6.91E-08	6.83E-08	6.78E-08	1.5E-07
DCE1	7.07E-08	6.91E-08	6.84E-08	6.75E-08	6.68E-08	1.5E-07
DCE2	7.10E-08	6.92E-08	6.85E-08	6.78E-08	6.72E-08	1.5E-07
DCE3	7.39E-08	6.80E-08	6.72E-08	6.66E-08	6.59E-08	1.5E-07
DCE4	7.41E-08	6.82E-08	6.72E-08	6.64E-08	6.60E-08	1.5E-07
DCE5	7.33E-08	6.82E-08	6.63E-08	6.55E-08	6.48E-08	1.5E-07
DCE6	7.41E-08	7.34E-08	7.23E-08	7.13E-08	7.02E-08	1.5E-07
DCE7	7.39E-08	7.29E-08	7.18E-08	6.66E-08	6.99E-08	1.5E-07
DCE8	7.08E-08	6.64E-08	6.84E-08	6.37E-08	6.29E-08	1.5E-07
DCE9	7.19E-08	7.04E-08	6.96E-08	6.88E-08	6.82E-08	1.5E-07
DCE10	7.16E-08	7.03E-08	6.95E-08	6.87E-08	6.82E-08	1.5E-07
DCE11	7.17E-08	7.04E-08	6.96E-08	6.88E-08	6.83E-08	1.5E-07
DCE12	7.11E-08	7.01E-08	6.93E-08	6.79E-08	6.73E-08	1.5E-07
DCE13	7.08E-08	6.99E-08	6.55E-08	6.50E-08	6.42E-08	1.5E-07
DCE14	7.13E-08	7.04E-08	6.92E-08	6.84E-08	6.77E-08	1.5E-07
DCE15	7.13E-08	6.97E-08	6.88E-08	6.81E-08	6.75E-08	1.5E-07
DCE16	7.17E-08	7.09E-08	6.65E-08	6.89E-08	6.84E-08	1.5E-07
DCE17	7.00E-08	6.93E-08	6.86E-08	6.32E-08	6.21E-08	1.5E-07
DCE18	7.35E-08	7.25E-08	7.08E-08	6.94E-08	6.88E-08	1.5E-07
DCE19	7.68E-08	7.59E-08	7.50E-08	7.37E-08	7.32E-08	1.5E-07
DCE20	8.05E-08	7.97E-08	7.88E-08	7.76E-08	7.69E-08	1.5E-07
DCE21	8.02E-08	7.95E-08	7.86E-08	7.21E-08	7.13E-08	1.5E-07
DCE22	8.06E-08	7.97E-08	7.83E-08	7.76E-08	7.68E-08	1.5E-07
DCE23	8.13E-08	8.03E-08	7.95E-08	7.84E-08	7.76E-08	1.5E-07
DCE24	6.01E-08	5.93E-08	5.80E-08	5.74E-08	5.68E-08	1.5E-07
DCE25	5.99E-08	5.86E-08	5.78E-08	5.70E-08	5.08E-08	1.5E-07
DCE26	6.02E-08	5.90E-08	5.82E-08	5.75E-08	5.64E-08	1.5E-07
DCE27	5.70E-08	5.82E-08	5.74E-08	5.68E-08	4.96E-08	1.5E-07
DCE28	5.95E-08	5.83E-08	5.74E-08	5.67E-08	5.09E-08	1.5E-07
DCE29	5.95E-08	5.82E-08	5.74E-08	5.67E-08	5.60E-08	1.5E-07
DCE30	5.97E-08	5.88E-08	5.74E-08	5.69E-08	5.62E-08	1.5E-07
DCE31	5.91E-08	5.83E-08	5.70E-08	5.11E-08	5.05E-08	1.5E-07
DCE32	9.00E-08	8.93E-08	8.80E-08	8.72E-08	8.65E-08	1.5E-07
DCE33	9.00E-08	8.93E-08	8.84E-08	8.71E-08	8.64E-08	1.5E-07
DCE34	1.02E-07	1.01E-07	9.89E-08	9.84E-08	9.75E-08	1.5E-07
DCE35	8.72E-08	8.64E-08	8.56E-08	8.43E-08	8.37E-08	1.5E-07
DCE36	8.54E-08	8.45E-08	8.29E-08	8.22E-08	8.14E-08	1.5E-07
DCE37	8.49E-08	8.42E-08	8.34E-08	8.27E-08	8.15E-08	1.5E-07
DCE38	7.84E-08	7.76E-08	7.67E-08	7.52E-08	7.45E-08	1.5E-07
DCE39	8.95E-08	8.86E-08	8.76E-08	8.02E-08	8.53E-08	1.5E-07
MOUT40	9.54E-08	9.44E-08	9.26E-08	8.83E-08	9.06E-08	1.5E-07
MOUT41	9.58E-08	9.49E-08	9.38E-08	9.23E-08	9.15E-08	1.5E-07
MOUT42	9.58E-08	9.48E-08	9.36E-08	8.77E-08	8.66E-08	1.5E-07
MOUT43	9.00E-08	8.91E-08	8.83E-08	8.69E-08	8.61E-08	1.5E-07
MOUT44	9.13E-08	9.04E-08	8.95E-08	8.37E-08	8.30E-08	1.5E-07
MOUT45	8.60E-08	8.51E-08	8.36E-08	7.86E-08	8.18E-08	1.5E-07
MOUT46	8.78E-08	8.69E-08	8.61E-08	8.52E-08	7.89E-08	1.5E-07
MOUT47	8.53E-08	8.37E-08	8.28E-08	8.18E-08	8.11E-08	1.5E-07

94

ZSN10\_25.XLS Page 3

	. 2.00//0.0	nnv				
	lns = 3.00V/0.0	4.75	5	5.25	5.5	LIMIT
VCC	4.5	6.77E-08	6.66E-08	6.58E-08	6.47E-08	1.5E-07
DCE0	6.90E-08	6.77E-08	6.63E-08	6.53E-08	6.43E-08	1.5E-07
DCE1	6.88E-08	6.74E-08	6.63E-08	6.53E-08	6.44E-08	1.5E-07
DCE2	6.88E-08		6.53E-08	6.42E-08	6.33E-08	1.5E-07
DCE3	6.74E-08	6.63E-08	6.51E-08	6.41E-08	6.32E-08	1.5E-07
DCE4	6.75E-08	6.63E-08	6.51E-08	6.39E-08	6.28E-08	1.5E-07
DCE5	6.75E-08	6.62E-08	6.51E-08	6.40E-08	6.32E-08	1.5E-07
DCE6	6.77E-08	6.63E-08	6.49E-08	6.37E-08	6.30E-08	1.5E-07
DCE7	6.75E-08	6.63E-08	6.31E-08	6.20E-08	6.10E-08	1.5E-07
DCE8	6.54E-08	6.41E-08	6.26E-08	6.16E-08	6.06E-08	1.5E-07
DCE9	6.53E-08	6.37E-08	6.25E-08	6.14E-08	6.04E-08	1.5E-07
DCE10	6.49E-08	6.36E-08	6.25E-08	6.12E-08	6.04E-08	1.5E-07
DCE11	6.48E-08	6.35E-08	6.25E-08	6.14E-08	6.04E-08	1.5E-07
DCE12	6.48E-08	6.35E-08	6.25E-08	6.13E-08	6.04E-08	1.5E-07
DCE13	6.48E-08	6.35E-08	6.25E-08	6.14E-08	6.05E-08	1.5E-07
DCE14	6.49E-08	6.35E-08	6.27E-08	6.15E-08	6.05E-08	1.5E-07
DCE15	6.53E-08	6.37E-08		6.20E-08	6.11E-08	1.5E-07
DCE16	6.52E-08	6.41E-08	6.30E-08	6.07E-08	6.00E-08	1.5E-07
DCE17	6.43E-08	6.32E-08	6.18E-08	6.74E-08	6.67E-08	1.5E-07
DCE18	7.11E-08	6.96E-08	6.86E-08	6.64E-08	6.57E-08	1.5E-07
DCE19	7.00E-08	6.88E-08	6.75E-08	7.05E-08	6.93E-08	1.5E-07
DCE20	7.43E-08	7.28E-08	7.16E-08	7.04E-08	6.95E-08	1.5E-07
DCE21	7.42E-08	7.28E-08	7.16E-08	7.04E-08	6.95E-08	1.5E-07
DCE22	7.44E-08	7.30E-08	7.17E-08	7.06E-08	6.95E-08	1.5E-07
DCE23	7.43E-08	7.30E-08	7.17E-08		4.81E-08	1.5E-07
DCE24	5.26E-08	5.13E-08	5.03E-08	4.92E-08	4.79E-08	1.5E-07
DCE25	5.26E-08	5.11E-08	5.00E-08	4.89E-08	4.84E-08	1.5E-07
DCE26	5.27E-08	5.16E-08	5.05E-08	4.95E-08	4.84E-08	1.5E-07
DCE27	5.27E-08	5.16E-08	5.05E-08	4.93E-08	4.83E-08	1.5E-07
DCE27	5.27E-08	5.14E-08	5.02E-08	4.90E-08	4.79E-08	1.5E-07
DCE29	5.24E-08	5.11E-08	4.99E-08	4.89E-08	4.84E-08	1.5E-07
DCE30	5.28E-08	5.16E-08	5.04E-08	4.93E-08	4.80E-08	1.5E-07
	5.25E-08	5.11E-08	4.98E-08	4.88E-08	7.95E-08	1.5E-07
DCE31	8.45E-08	8.31E-08	8.18E-08	8.05E-08	7.94E-08	1.5E-07
DCE32	8.43E-08	8.29E-08	8.15E-08	8.02E-08	8.25E-08	1.5E-07
DCE33	8.85E-08	8.78E-08	8.64E-08	8.39E-08	7.58E-08	1.5E-07
DCE34	8.01E-08	7.90E-08	7.75E-08	7.65E-08	7.38E-08	1.5E-07
DCE35	7.85E-08	7.73E-08	7.59E-08	7.51E-08	7.41E-08	1.5E-07
DCE36	7.84E-08	7.73E-08	7.60E-08	7.51E-08	7.41E-08 7.23E-08	1.5E-07
DCE37	7.73E-08	7.58E-08	7.43E-08	7.33E-08		1.5E-07
DCE38	8.43E-08	8.27E-08	8.12E-08	8.01E-08	7.90E-08	1.5E-07
DCE39	8.43E-08	8.77E-08	8.62E-08	8.51E-08	8.39E-08	1.5E-07
MOUT40		8.77E-08	8.63E-08	8.50E-08	8.40E-08	1.5E-07
MOUT41	8.93E-08	8.91E-08	8.77E-08	8.62E-08	8.52E-08	1.5E-07
MOUT42		8.31E-08	8.18E-08	8.07E-08	7.95E-08	1.5E-07
MOUT43		8.55E-08	8.42E-08	8.28E-08	8.18E-08	1.5E-07
MOUT44		7.91E-08	7.78E-08	7.67E-08		
MOUT45			8.05E-08	7.93E-08	7.83E-08	1.5E-07
MOUT46			7.80E-08			1.5E-07
MOUT47	8.07E-08	7.535*00	,			

DEVICE PASSED ALL TESTS

JPL Alpha-11 A1020 FPGA

Temp: 25 Ser #: 10 Page: 1

03-APR-1992 10:12:56.90 Datecode: 9129 Source file: alpha11.C:H35

End point: 2000 hrs

<b>-</b>						
	Params: Ins = 3.0					LIMIT VALID
VCC	4.5	4.75	5	5.25	5.5	@ 5V only
Q0 Q1	2.73E-08 *	2.59E-08	2.50E-08	2.41E-08	2.34E-08	2.68E-08
Q2	2.80E-08 *	2.67E-08 *	2.55E-08	2.47E-08	2.39E-08	2.66E-08
	4.95E-08	4.82E-08	4.71E-08	4.62E-08	4.54E-08	5.27E-08
Q3	6.32E-08	6.15E-08	6.01E-08	5.90E-08	5.81E-08	6.94E-08
FF1	2.32E-08	2.23E-08	2.16E-08	2.08E-08	2.03E-08	2.36E-08
FF2	2.85E-08 *	2.74E-08 *	2.64E-08 *	2.56E-08 *	2.48E-08 *	2.37E-08
TOUT1	4.59E-08	4.43E-08	4.31E-08	4.21E-08	4.12E-08	5.45E-08
TOUT5	8.66E-08	8.37E-08	8.12E-08	7.90E-08	7.71E-08	1.07E-07
DCE0	8.20E-08	7.89E-08	7.64E-08	7.43E-08	7.26E-08	8.66E-08
DCE1	7.64E-08	7.49E-08	7.38E-08	7.29E-08	7.20E-08	8.73E-08
DCE2	7.21E-08	6.96E-08	6.73E-08	6.55E-08	6.40E-08	8.65E-08
DCE3	7.87E-08	7.70E-08	7.56E-08	7.43E-08	7.31E-08	8.67E-08
DCE4	8.50E-08	8.22E-08	7.95E-08	7.73E-08	7.55E-08	8.60E-08
DCE5	7.56E-08	7.42E-08	7.32E-08	7.24E-08	7.16E-08	8.67E-08
DCE6	7.55E-08	7.42E-08	7.31E-08	7.23E-08	7.16E-08	8.68E-08
DCE7	8.90E-08 *	8.58E-08	8.30E-08	8.08E-08	7.89E-08	8.64E-08
DCE8	5.67E-08	5.48E-08	5.34E-08	5.21E-08	5.09E-08	6.24E-08
DCE9	5.57E-08	5.39E-08	5.24E-08	5.11E-08	5.00E-08	6.07E-08
DCE10	5.58E-08	5.40E-08	5.25E-08	5.13E-08	5.01E-08	6.01E-08
DCE11	5.62E-08	5.44E-08	5.30E-08	5.17E-08	5.07E-08	6.13E-08
DCE12	5.45E-08	5.27E-08	5.11E-08	4.98E-08	4.86E-08	5.97E-08
DCE13	5.79E-08	5.58E-08	5.41E-08	5.27E-08	5.15E-08	6.10E-08
DCE14	5.63E-08	5.44E-08	5.30E-08	5.16E-08	5.05E-08	6.26E-08
DCE15	6.18E-08	5.97E-08	5.81E-08	5.66E-08	5.53E-08	6.36E-08
DCE16	6.04E-08	5.81E-08	5.61E-08	5.44E-08	5.31E-08	6.44E-08
DCE17	6.11E-08	5.88E-08	5.69E-08	5.52E-08	5.39E-08	6.57E-08
DCE18	5. <b>95E-08</b>	5.77E-08	5.61E-08	5.49E-08	5.39E-08	6.41E-08
DCE19	6.23E-08	6.01E-08	5.81E-08	5.64E-08	5.50E-08	6.29E-08
DCE20	6.38E-08	6.11E-08	5.89E-08	5.71E-08	5.56E-08	6.41E-08
DCE21	6.03E-08	5.81E-08	5.62E-08	5.47E-08	5.34E-08	6.45E-08
DCE22	6.12E-08	5.92E-08	5.76E-08	5.62E-08	5.51E-08	6.51E-08
DCE23	6.43E-08	6.22E-08	6.02E-08	5.88E-08	5.75E-08	6.74E-08
DCE24	5.88E-08 *	5.65E-08	5.44E-08	5.27E-08	5.11E-08	5.70E-08
DCE25	5.36E-08	5.16E-08	4.97E-08	4.82E-08	4.70E-08	5.57E-08
DCE26	5.77E-08 *	5.53E-08	5.34E-08	5.17E-08	5.02E-08	5.63E-08
DCE27	5.32E-08	5.10E-08	4.92E-08	4.77E-08	4.64E-08	5.60E-08
DCE28	5.85E-08 *	5.61E-08 *	5.41E-08	5.23E-08	5.08E-08	5.50E-08
DCE29	5.30E-08	5.08E-08	4.91E-08	4.75E-08	4.63E-08	5.58E-08
DCE30	5.58E-08 *	5.34E-08	5.16E-08	4.98E-08	4.83E-08	
DCE31	5.61E-08	5.39E-08	5.21E-08	5.05E-08	4.91E-08	5.56E-08
DCE32	7.01E-08	6.79E-08	6.59E-08	6.44E-08	6.30E-08	6.16E-08
DCE33	6.79E-08	6.52E-08	6.30E-08	6.09E-08	5.92E-08	7.54E-08
DCE34	7.56E-08 *	7.31E-08 *	7.06E-08 *	6.85E-08	6.66E-08	6.86E-08
DCE35	6.83E-08	6.55E-08	6.32E-08	6.12E-08		7.02E-08
DCE36	7.05E-08	6.79E-08	6.57E-08	6.12E-08 6.38E-08	5.94E-08	6.91E-08
DCE37	6.48E-08 *	6.19E-08	5.96E-08		6.22E-08	7.27E-08
DCE38	6.29E-08	6.05E-08	5.85E-08	5.76E-08	5.59E-08	6.30E-08
	J. LUL VU	0.00L-00	J.03E-00	5.68E-08	5.54E-08	6.31E-08
			96		ASN10_25	S.XLS Page 1

DCE39	6.51E-08	6.21E-08	5.98E-08	5.77E-08	5.61E-08	6.60E-08
MOUT40	8.02E-08	7.71E-08	7.45E-08	7.22E-08	7.06E-08	8.40E-08
MOUT41	8.68E-08	8.41E-08	8.19E-08	7.99E-08	7.83E-08	9.10E-08
MOUT42	8.72E-08	8.42E-08	8.16E-08	7.94E-08	7.75E-08	9.67E-08
MOUT43	9.22E-08	8.93E-08	8.69E-08	8.47E-08	8.30E-08	1.00E-07
MOUT44	8.86E-08	8.62E-08	8.42E-08	8.24E-08	8.10E-08	9.85E-08
	8.56E-08	8.32E-08	8.13E-08	7.96E-08	7.82E-08	9.22E-08
MOUT45		7.60E-08	7.39E-08	7.20E-08	7.05E-08	8.92E-08
MOUT46	7.85E-08 8.68E-08	8.43E-08	8.18E-08	7.99E-08	7.83E-08	9.00E-08
MOUT47	8.00E-00	6.43E-00	0.102-00	7.002 00		
Table alle Day	rams: Ins = 3.00\	//n nnv				
VCC	4.5	4.75	5	5.25	5.5	LIMIT
	2.53E-08	2.46E-08	2.39E-08	2.33E-08	2.29E-08	2.68E-08
Q0	2.49E-08	2.40E-08	2.34E-08	2.27E-08	2.23E-08	2.66E-08
Q1	4.89E-08	4.80E-08	4.71E-08	4.65E-08	4.57E-08	5.27E-08
Q2		6.18E-08	6.09E-08	6.02E-08	5.94E-08	6.94E-08
Q3	6.28E-08	2.16E-08	2.10E-08	2.05E-08	2.02E-08	2.36E-08
FF1	2.23E-08	2.16E-08 *	2.54E-08 *	2.46E-08 *	2.39E-08 *	2.37E-08
FF2	2.71E-08 *		4.97E-08	4.91E-08	4.86E-08	5.45E-08
TOUT1	5.15E-08	5.06E-08		4.59E-08	4.54E-08	1.07E-07
TOUT5	4.79E-08	4.71E-08	4.65E-08	7.92E-08	7.73E-08	8.66E-08
DCE0	8.66E-08	8.38E-08	8.14E-08		6.01E-08	8.73E-08
DCE1	6.5 <b>9E</b> -08	6.39E-08	6.25E-08	6.12E-08	7.26E-08	8.65E-08
DCE2	7.76E-08	7.60E-08	7.47E-08	7.36E-08		8.67E-08
DCE3	7.89E-08	7.74E-08	7.61E-08	7.50E-08	7.40E-08	
DCE4	8.34E-08	8.05E-08	7.78E-08	7.57E-08	7.38E-08	8.60E-08
DCE5	6.40E-08	6.23E-08	6.09E-08	5.94E-08	5.82E-08	8.67E-08
DCE6	6.59E-08	6.35E-08	6.15E-08	5.96E-08	5.81E-08	8.68E-08
DCE7	6.54E-08	6.31E-08	6.10E-08	5.92E-08	5.77E-08	8.64E-08
DCE8	5.60E-08	5.44E-08	5.30E-08	5.19E-08	5.08E-08	6.24E-08
DCE9	5.61E-08	5.44E-08	5.31E-08	5.19E-08	5.08E-08	6.07E-08
DCE10	5.33E-08	5.18E-08	5.05E-08	4.93E-08	4.83E-08	6.01E-08
DCE11	5.74E-08	5.58E-08	5.44E-08	5.32E-08	5.21E-08	6.13E-08
DCE12	5.51E-08	5.35E-08	5.21E-08	5.10E-08	4.99E-08	5.97E-08
DCE13	5.72E-08	5.56E-08	5.42E-08	5.30E-08	5.20E-08	6.10E-08
DCE14	5.42E-08	5.26E-08	5.13E-08	5.01E-08	4.90E-08	6.26E-08
DCE15	6.05E-08	5.86E-08	5.72E-08	5.59E-08	5.48E-08	6.36E-08
DCE16	6.05E-08	5.83E-08	5.65E-08	5.49E-08	5.36E-08	6.44E-08
DCE17	6.29E-08	6.06E-08	5.87E-08	5.71E-08	5.57E-08	6.57E-08
DCE17	5.95E-08	5.72E-08	5.55E-08	5.39E-08	5.25E-08	6.41E-08
	6.02E-08	5.84E-08	5.72E-08	5.60E-08	5.49E-08	6.29E-08
DCE19	6.27E-08	6.06E-08	5.88E-08	5.75E-08	5.63E-08	6.41E-08
DCE20		5.94E-08	5.78E-08	5.66E-08	5.56E-08	6.45E-08
DCE21	6.18E-08	6.16E-08	6.01E-08	5.86E-08	5.73E-08	6.51E-08
DCE22	6.36E-08		5.90E-08	5.75E-08	5.61E-08	6.74E-08
DCE23	6.31E-08	6.10E-08		4.96E-08	4.83E-08	5.70E-08
DCE24	5.48E-08	5.29E-08	5.12E-08	4.79E-08	4.66E-08	5.57E-08
DCE25	5.30E-08	5.11E-08	4.93E-08		4.78E-08	5.63E-08
DCE26	5.22E-08	5.10E-08	4.97E-08	4.87E-08		5.60E-08
DCE27	5.52E-08	5.31E-08	5.16E-08	5.02E-08	4.89E-08	5.50E-08
DCE28	5.59E-08 *	5.42E-08	5.28E-08	5.16E-08	5.05E-08	5.58E-08
DCE29	5.61E-08 *	5.42E-08	5.25E-08	5.12E-08	4.98E-08	
DCE30	5.53E-08	5.35E-08	5.17E-08	5.03E-08	4.90E-08	5.56E-08
DCE31	5.85E-08	5.65E-08	5.48E-08	5.34E-08	5.21E-08	6.16E-08
DCE32	7.58E-08 *	7.32E-08	7.08E-08	6.87E-08	6.70E-08	7.54E-08
DCE33	6.36E-08	6.17E-08	6.02E-08	5.88E-08	5.76E-08	6.86E-08
DCE34	7.57E-08 *	7.31E-08 *	7.08E-08 *	6.88E-08	6.78E-08	7.02E-08
D 0 0 0 T					ASN10_	25.XLS Page 2

DCE35	6.53E-08	6.35E-08	6.18E-08	6.02E-08	5.88E-08	6.91E-08
DCE36	7.23E-08	6.97E-08	6.83E-08	6.70E-08	6.59E-08	7.27E-08
DCE37	6.12E-08	5.92E-08	5.78E-08	5.65E-08	5.53E-08	6.30E-08
DCE38	6.42E-08 *	6.17E-08	5.94E-08	5.75E-08	5.62E-08	6.31E-08
DCE39	6.26E-08	6.07E-08	5.89E-08	5.75E-08	5.62E-08	6.60E-08
MOUT40	7.74E-08	7.49E-08	7.28E-08	7.09E-08	6.92E-08	8.40E-08
MOUT40	8.57E-08	8.28E-08	8.02E-08	7.76E-08	7.56E-08	9.10E-08
	8.83E-08	8.63E-08	8.47E-08	8.33E-08	8.20E-08	9.67E-08
MOUT42	8.91E-08	8.63E-08	8.39E-08	8.18E-08	8.01E-08	1.00E-07
MOUT43	9.01E-08	8.71E-08	8.48E-08	8.26E-08	8.09E-08	9.85E-08
MOUT44	•	8.44E-08	8.17E-08	7.93E-08	7.74E-08	9.22E-08
MOUT45	8.73E-08	7.48E-08	7.26E-08	7.07E-08	6.89E-08	8.92E-08
MOUT46	7.77E-08		7.33E-08	7.14E-08	6.98E-08	9.00E-08
MOUT47	7.81E-08	7.56E-08	7.33E-06	7.142-00	0.302 00	5.002 00
Tin Params:	lns = 3.00V/0.0	00V	_			
VCC	4.5	4.75	5	5.25	5.5	LIMIT
TOUT1	2.80E-08	2.69E-08	2.61E-08	2.54E-08	2.48E-08	3.15E-08
TOUT5	6.71E-08	6.46E-08	6.25 <b>E-08</b>	6.07E-08	5.90E-08	8.76E-08
Comb test F	Params: Ins = 3	.00V/0.00V				
VCC	4.5	4.75	5	5.25	5. <b>5</b>	LIMIT
SEL1	8.28E-08	8.01E-08	7.78E-08	7.60E-08	7.42E-08	0.0000015
SEL2	3.08E-08	2.95E-08	2.84E-08	2.75E-08	2.68E-08	0.0000015
SEL3	3.42E-08	3.27E-08	3.17E-08	3.06E-08	2.97E-08	0.0000015
SEL4	4.75E-08	4.58E-08	4.43E-08	4.30E-08	4.20E-08	0.0000015
	1.17E-07	1.13E-07	1.10E-07	1.08E-07	1.06E-07	0.0000015
RESET	1.172-07	1.132-07	1,702 07			
Set_up Para	ms: Ins = 3.00		_	- 0-	r r	1 18417
VCC	4.5	4.75	5	5.25	5.5	LIMIT
Q0	1.49E-08	1.47E-08	1.44E-08	1.42E-08	1.40E-08	-20/ + 50 E-9
Q1	1.84E-08	1.82E-08	1.77E-08	1.75E-08	1.73E-08	-20/ + 50 E-9
Q2	1.31E-08	1.31E-08	1.29E-08	1.27E-08	1.25E-08	-20/ + 50 E-9
Q3	1.73E-08	1.69E-08	1.66E-08	1.64E-08	1.62E-08	-20/ + 50 E-9
LOAD	1.80E-08	1.72E-08	1.66E-08	1,.60E-08	1.56E-08	-20/ + 50 E-9
Hold Param	s: Ins = 3.00V/	0.00V				
VCC	4.5	4.75	5	5.25	5.5	LIMIT
Q0	4.5	-1.80E-08	-1.77E-08	-1.77E-08	-1.77E-08	-40e-9/0
	-2.46E-08	-2.43E-08	-2.43E-08	-2.41E-08	-2.41E-08	-40e-9/0
Q1	-1.70E-08	-1.67E-08	-1.65E-08	-1.65E-08	-1.63E-08	-40e-9/0
Q2		-2.16E-08	-2.14E-08	-2.11E-08	-2.09E-08	-40e-9/0
Ω3	-2.19E-08		-1.28E-08	-1.23E-08	-1.19E-08	-40e-9/0
LOAD	-1.41E-08	-1.33E-08	-1.205-00	-1.23L-00	-1.132 00	,000
Pulse width	Params: Ins =		_			1 18417
VCC	4.5	4.75	5	5.25	5.5	LIMIT
CLKIN	1.84E-08	1.83E-08	1.81E-08	1.80E-08	1.80E-08	0.0000005
Pulse width	Params: Ins =	3.00V/0.00V				
VCC	4.5	4.75	5	5.25	5.5	LIMIT
RESET	2.96E-08	2.91E-08	2.85E-08	2.81E-08	2.77E-08	0.00000005
	•					


DEVICE FAILED 4 TEST(S) @ 5V

# SECTION 2.6 Life Test Results

	,	
	•	
	•	

			JP	L/HUGHI	ES AIRC	RAFT D	ATA SU	MMARY	-		
		ACTE					TEST RE				-
										<del> </del>	+
<u> </u>		DADAMI	ETRIC RES	III TO							
		FANAIVI	CI NIC NES	OF12		-					
	TEMP: 4	55°C TO 12	5°C				-				
	VCC: 4.5	OV TO 5.50	V			-					
										<del> </del>	
11 '4 44	VOH	AOF	ISB	IIL	IIH	IOZL	IOZH	105	IOSP	VIH	VIL
Unit #1	control	control	control	control	control	control	control	control	control	control	control
Unit #2	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass
Unit #3	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass
Unit #4	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass
Unit #5	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass
Unit #6	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass
Unit #7	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass
Unit #7	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass	Dass
Unit #8	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass
Unit #9	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass
Unit #10	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass
Unit #11	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass	pass
Viax Limit	5.50V	400mv	25ma	10ua	10ua	10ua	10ua	-100ma	140ma	2.00	2.00
Vax Value	5.2617v	129.6mv		0.305na	7.9na	0.85na	8.3na	-100ma		2.00v	2.00v
Ain Limit	3.7v	0.00v		-10ua	-10ua	-10ua	• 10ua	+	87.62ma	1.65v	1.4922v
Min Value	4.154v	92.96mv	Oma	-0.7na	-0.2na	-1.0na		-10ma	20ma	0.800v	0.800v
	1	O E.O OINE	VIII	-U.711 <b>a</b>	-U.ZIIa	-1.Una	-1.0na	-33.5ma	55.3ma	1.2617v	1.041v
<del></del>	ALL UNIT	S PASSED	TEMPERA	TURE AND	VOLTACE	DANCE					

SEM PHOTO VIEWS OF (ACT 1020B-SN10 FPGA WITH 2000 HRS LIFE TEST) CHIP CIRCUIT SEGMENT WITH EXPOSED METAL-2 AND METAL-1 CONTACTS WITH VOIDS, (TOP NITRIDE AND SIO2 PASSIVATION REMOVED).



to metal-1 with void over SiO2 via step cut.

20kX magnified view of metal-2 contact

15 023 20.0KV X20.0K' 1 50 im

Figure 2b.

to metal-1, (intrametal SiO<sub>2</sub> removed).

8kX view of exposed metal-2 contacts

20.0kV X8.0pk'3 75im

45 B22

METAL-1

Figure 2a.

1020B-10

# SECTION 2.7 Anomalous Behavior of Device Inputs

#### The Johns Hopkins University

# Applied Physics Laboratory Laurel, Maryland 20723-6099

S2F-92-0101

March 30, 1992

TO: W. S. Devereux (HADR9BFXSOR)

FROM: R. C. Moore

SUBJECT: Anomalous Behavior of Actel 1020 FPGA Inputs

During checkout of the first EGTT engineering and GSE models we have discovered what appears to be a potential applications problem with logic inputs of the Actel A1020 2000-gate field-programmable gate array (FPGA). The problem involves inputs that behave briefly as outputs during power turn-on. This memorandum documents our findings to date, indicates certain applications that may be vulnerable to the effects of this problem, and indicates the steps I recommend to avoid those effects.

During power-on, the +5V logic supply rail of a flight electronics system typically rises from 0V to +5V in 50 ms or less. Because the regulator output is current-limited during this transition, the rise is more or less linear, with a slope in the range from 0.1 V/ms to 5 V/ms. The Actel 1020 FPGA has a universal pad driver design that may be configured as an input, output, three-state output, or bidirectional input/output. This configuration of the pad driver is accomplished by programming "anti-fuses" in the pad driver circuitry. Unfortunately, as the +5V logic supply rail passes through the region from approximately 2.2V through 2.5V, pad drivers that have been programmed as inputs may behave temporarily as outputs that are in the logic-H state. These input pins therefore will temporarily source current (approximately 8–10 mA, if not otherwise limited) into whatever driver is connected to them. They will be sourcing this current from the +5V logic rail, which at this time is at 2.2–2.5 volts.

The duration of this input anomaly is a function of the power rail rise time. For +5V rails that come up quickly, at 5 V/ms, the duration of the problem will be only ~60  $\mu$ s. For supply rails that rise slowly, at 0.1 V/ms, the duration of the problem will be 3 ms. In the former case, the Actel 1020 input can deliver as much as 0.6  $\mu$ C to the circuit that drives it; in the latter case, the charge is as much as 30  $\mu$ C. For many driver circuits, this amount of charge is insignificant; however, for others it can be quite upsetting.




Figure 1: Typical POR Circuit for CMOS FPGA

Consider, for example, the typical power-on reset (POR) circuit of Figure 1. A capacitor is charged through a resistance to the +5V logic supply rail, using a time constant that is larger than the supply rail rise time, so that the input to the Actel 1020 is briefly at logic L during power-on, then remains at logic H until power-off. A diode across the resistor is used to discharge the POR capacitor at power-off. Using the 0.1  $\mu$ F capacitance shown in Figure 1, 10 mA of unexpected current out of the Actel 1020 input will result in a voltage rise rate on the capacitor of  $\Delta v/\Delta t = i/C = 0.1 \text{ V/}\mu\text{s}$ . If the logic supply rail takes at least 25  $\mu$ s to pass through the range from 2.2V to 2.5V, the Actel input anomaly will charge the POR capacitor to almost 2.5V during power-on. This is enough to place \_POR at a logic H for the rest of the power supply rail rise time, thereby defeating the intent of the circuit designer. Clearly, in this case at least, this is an unadvertised "feature" of the Actel 1020 input that is definitely not desirable!

This problem has an easy solution: insert a series resistance in the Actel input line of sufficient size to limit the effect of the anomaly to a safe value. In the case of the POR circuit, the series resistance must be chosen so as to keep  $\Delta v \leq 1V$  (to guarantee that \_POR remains at a logic L following the anomaly, when the logic supply rail is at ~2.5V). For a power rail rise rate of 0.1 V/ms, for example, the anomaly duration will be about 3 ms. This means that, for a POR capacitance of 0.1  $\mu$ F, the current out of the Actel 1020 input must be limited to  $i = C \Delta v/\Delta t = 0.1 \ \mu$ F · 1 V / 3 ms = 33  $\mu$ A. This can be achieved using a resistance of 2.24 V/33  $\mu$ A = 68 k $\Omega$ .




Figure 2: POR Circuit with Current-limiting Resistor

Figure 2 shows the additional circuitry. This circuit has been tested, and it does indeed eliminate the problem. By the way, if you try to duplicate this problem at your workbench, be advised that the Actel 1020 will not exhibit the anomaly unless its internal nodes have fully discharged. If the power rail has been turned off (0 volts on the +5V rail) for less than about ten minutes, at room temperature, the anomaly will not occur. (I first noticed this problem when our system was turned on after being off overnight.) As the supply rail rises from 2.2V to 2.5V you will also notice a significant rise in Actel 1020 supply current, typically as much as 50-60 mA above normal. This rise in supply current should pose no great problem for the typical +5V regulator, but be sure you de-couple the Actel 1020 locally.

If you are driving an Actel 1020 input with a driver that doesn't like to see a source of current at its output, or if you have Actel 1020 inputs that connect to a multiple-source data bus (a bus that may be driven by multiple three-state output drivers), I strongly recommend that the bus driver(s) be three-stated during POR. This could save you days of frustrating trouble-shooting.

> Robert C. Moore EGTT Baseband Design

Sert C. Moer

 	***			

# SECTION 2.8 Radiation Data Dose Rate (See Subsection 3.1)


SECTION 3.0 Actel 1280 (1.2 μm)

# SECTION 3.1 Radiation Data Dose Rate (ACT I&II) (Magnavox)

and the second second			

-

# MAGNAVOX ELECTRONIC SYSTEMS REPORT DOSE RATE TEST

PRODUCT: CMOS FIELD PROGRAMMABLE GATE ARRAY

MANUFACTURING BY: MATSUSHITA

DEVICE: A1020 2 MICRON & A1280 1.2 MICRON

EVALUATED BY: MAGNAVOX ELECTRONICS SYSTEMS COMPANY

REF: DOSE RATE TEST REPORT FOR THE ACTEL 1 & 11 ASIC's, MARCH 1992

115

#### 1. ABSTRACT

Actel Corporation's ACT I (A1020) and ACT II (A1280) CMOS ASICs were dose rate tested at the Rockwell Autonetics Radiation Lab in Anaheim, CA on February 21, 1992. Five ACT I and two ACT II devices were checked for dose rate induced upset (U) latchup (LU) and burnout (BO). Each sample was programmed so that 95% of its gates were utilized in a series of combinational logic so that no matter where in the series an upset occurred it could be observed on an output.

The ACT I devices were of the same variety: Actel part number A1020, Magnavox part number 6BI3 and LDC 9132. The ACT II devices (A1280, LDC ES9143) were programmed slightly different from each other: Magnavox part number F6D2 was programmed with 6 outputs; 5DE7 with 3.

None of the parts exhibited latchup or burnout through  $\approx 3 \times 10^9$  rad(Si)/s (17 ns FWHM). However, 3 forms of upset observed in these devices: U1) An output voltage transient of greater than or equal to 1 V (somewhat arbitrary threshold, many circuits can tolerate more); U2) A lost or shortened output pulse; and U3) the output railed either HIGH or LOW and required a manual RESET to resume normal operation.

The ACT I exhibited a highest no U1 threshold of  $1.14 \times 10^8 \text{ rad}(\text{Si})/\text{s}$  (0.50/90%),  $8.71 \times 10^7$  (0.99/90%); a highest no U2 threshold of  $1.82 \times 10^8 \text{ rad}(\text{Si})/\text{s}$  (0.50/90%),  $5.19 \times 10^7$  (0.99/90%); and a highest no U3 threshold of  $2.53 \times 10^8 \text{ rad}(\text{Si})/\text{s}$  (0.50/90%),  $1.87 \times 10^7$  (0.99/90%).

The low sample size of ACT II devices precludes any meaningful statistical manipulations. The one sample of F6D2 demonstrated a highest no U1 of  $8.34 \times 10^7 \text{ rad(Si)/s}$  and a highest no U2 of  $2.65 \times 10^8 \text{ rad(Si)/s}$ . U3 was not observed in the F6D2. The one sample of 5DE7 showed a highest no U1 of  $8.52 \times 10^7 \text{ rad(Si)/s}$  and a highest no U2 and U3 of  $3.43 \times 10^8 \text{ rad(Si)/s}$ .

## 2. RADIATION FACILITIES AND DOSIMETRY


#### 2.1 Source

Dose rate testing was performed at the Rockwell International Autonetics Division's Febetron 705 Flash X-Ray facility located in Anaheim, California. The Febetron 705 2.3 MeV FXR Machine, made by Hewlett Packard, was used to simulate transient ionization effects which produce photocurrents in semiconductors. The parts can be tested for upset threshold, latchup threshold, or survivability with varying radiation levels of the FXR pulse.

The FXR can be used to simulate electron beam energy or bremsstrahlung conversion into x-ray. The machine uses a bank of capacitors charged in parallel and discharged in series by means of spark gap switches. An electron beam is generated by discharging through a field-emission cathode vacuum tube. A magnetic coil around the discharge tube produces a magnetic field which focuses the electron beam. The anode material determines the mode of operation.

This test used the Febetron in the x-ray mode. In this mode, a tantalum plate is used to convert the electron beam energy into bremsstrahlung x-radiation. A maximum dose of 1 krad(Si) can be achieved. For the electron beam mode, the tantalum plate is removed and a beam collimator is attached. The maximum dose which can be obtained is 1 Mrad(Si). In both cases the radiation is delivered in a nominal 15 ns (FWHM). The Febetron 705 Flash X-Ray Machine and operating parameters are shown in Figure 2.1.1-1.

The dose rate can be adjusted by varying the distance between the object to be exposed and the FXR face plate. This is plotted in Figure 2.1.1-2 for both the electron beam and the x-ray modes. In the x-ray mode, the dose is a function of  $1/d^2$  (d being the distance). Isodose contours are depicted in Figure 2.1.1-3. The exposure area also changes with distance; in the electron beam mode it ranges from 1/4" diameter at the face plate to a 12" diameter at 100 inches away (dose rate equal to 3 x  $10^9$  rad(Si)/s).



## Flash X-Ray Parameters

Maximum Charging Voltage	35 kV
Maximum Electron Energy	2.3 MeV
Average Electron Energy	1.4 MeV
Total Beam Energy per Pulse	400 Ј
Maximum Pulse Repetition Rate	2 pulses/min
Pulse Width	15 ns (FWHM)

# Electron Beam Mode

i	Maximum dose	1 Mrad(Si)
	Dose Rate Range (1" to 100")	$3 \times 10^{13}$ to $1 \times 10^9$ rad(Si)/s
	Peak Electron Energy Fluence/Pulse	approx. 25 cal/cm <sup>2</sup>

# Flash X-Ray (Bremsstrahlung) Mode (Tantalum Target)

		- Luiget)
	Maximum dose	1 krad(Si) (touching face plate, narrow beam)
	Dose Rate (1" from face plate)	$3 \times 10^9$ rad(Si)/s
Į	Mean Photon Energy	approx. 700 keV

Figure 2.1.1-1 Febetron 705 Flash X-Ray Machine




Figure 2.1.1-2 Flash X-Ray Dose Rate Variation with Distance




Figure 2.1.1-3 X-Ray Isodose Contour Map

The device under test (DUT) and support circuitry (loads, line drivers, etc.) are housed in an RF shielded enclosure. Support circuitry is further shielded by lead and aluminum laminations to minimize false signals. In support of FXR radiation testing, real time monitoring of the DUT is accomplished using the Digital Signal Analysis System which consists of nineteen transient waveform digitizers. These include Tektronix 7912AD and RTD710, and LeCroy 8828C and 6880A.

#### 2.1.2 Dosimetry

Active dosimetry for measuring dose rate is provided at the Flash X-Ray source. Calibrated radiation detector diodes provide pulse waveforms that appear on a digitizer screen. Other dosimetry such as TLD and Calcium Fluoride capsule is also available as an option. The calibration of all sources are directly traceable to the National Institute of Standards and Technology.

#### 4. TEST RESULTS

The ACT I (B6I3) and ACT II (F6D2 and 5DE7) test results are summarized in Tables 4.1-1, 4.1-2 and 4.1-3. Raw test data is presented in Appendix A-1 (B6I3), A-2 (F6D2) and A-3 (5DE7) in order of increasing sample number and increasing radiation level.

Table 4.1-1. ACT I Dose Rate Test Results.

	Dose Rate	Ì			Upset Type					
	@ 15ns FWHM	İ	Trans	ient	Lost/Shortened	Ray	i			
Sample #	[rad(Si)/s]	Shot #	1	[Y]	2	3	Mamuai Reset	Latchup	D	C
	<del>,</del>						T. T. T. T. T. T. T. T. T. T. T. T. T. T	Cancillop	Burnout	Comment
CT 1, B613	Actel A1020 CMO	S ASIC (LD	C = 9132, San	nple Size = 5	)					
1	6.26E+07	50	no	0.4	D0	no	по	по		1
	8.63E+07	51	no	0.7	no	no	no	10	00	
	1.28E+08	52	по	0.8	no	по	no	no	по	ľ
	1.30E+08	1	no	0.8	no	ро	no	110	no	
	3.90E+08	2			_	YES	YES	no	no	
2	5.89E+07	49	no	0.60	no	Dio	no	no	no	<del> </del>
	8.14E+07	48	no	0.70	no	Dю	BO		no	
	1.25E+08	47	no	0.80	no	no	no	DO DO	00	l
	1.99E+08	13	YES	1.60	no	DIO	no	no	по	
	2.81E+08	14	YES	2.00	no	no	no	no	no	1
	3.27E+08	16	-	_	YES	no	no	по	no	l
	4.06E+08	15	-	١.	-	YES	YES	no	no	pulse shorten
	2.80E+09	18		-		YES	YES	no	ро	
	2.85E+09	17	_			YES	YES	no	no	
3	5.79E+07	44	no	0.40	по	no	DO DO	no	no	<del> </del>
	8.90E+07	45	no	0.60	no	no	no	no	no	
ł	1.23E+08	46	по	0.80	DO	DO .	no l		no	
	2.41E+08	26	YES	1.60	по	DO DO	no	no	по	
	274E+08	25	-	_	YES	no	по	no	no	1
	3.79E+08	20		-	YES	no	по	по	no	pulse shorten
	4.55E+08	21			YES	no	по	no .	no	pulse lost
	5.73E+08	22	.	_	YES	DO	100	no	no	pulse shorten
	9.29E+08	23	Not Likely	_	Maybe	DO	no	по	no	puise lost
	1.01E+09	24	. '	_	,	YES	YES	по	no	upset masked
	2.78E+09	19	.	_		YES	YES	no	no	
4	=0	28	no		no	no	no 123	по	no	
	=0	29	по	_	no	no	BO	no	по	noise shot
	9.73E+07	32	no	0.00	no	DO	no	no	no	noise shot
	1.23E+08	31	no _	0.90	no l	no .		no	оа	
	1.99E+08	30	YES	1.60	no l	no	00	no	no	
	244E+08	27	YES	1.80	no no	DO .	DO	ВÓ	no	1
}	2.78E+08	34	-	-	YES	DO 1	no	00	по	1
1	3.82E+08	33	_			YES	no YES	ро	oa	pulse shorten
	2.50E+09	35	Not Likely	_	Maybe	Not Likely		ю	no	
5	5.61E+07	43	по	0.30	no	DO DO	по	no	no	upset masked
	8.26E+07	42	по	0.70	100 200	no no	100	no	DO	1
	1.10E+08	41	no	0.80	no l	no no	DQ	no	DO	1
	1.23E+08	40	YES	1.40	no no	no po	DO	no	no	
1	2.71E+08	39	YES	1.90	no no	· · · · · · · · · · · · · · · · · · ·	DO	no	no	
j	3.07E+08	38		1.50	YES	no 	ю	no	no	
1	3.65E+08	37	_ [		153	DO VOC	00	no	no	pulse shortene
	2.80E+09	36		-	-	YES	YES	no	no	
0/4 50/4 000	urred on H to L trai					YES	YES	no	no	l

<sup>†</sup> Dose rate occurred on H to L transision and may have masked the upset.

Upset 1 (U1) is a output voltage transient of greater than or equal to 1 V.

Upset 2 (U2) is a lost or shortened output pulse

Upset 3 (U3) is where the output railed either HIGH or LOW and a mamual RESET was required to resume operation.

Table 4.1-2. ACT II Dose Rate Test Results.

	Dose Rate				Upset Type			- 1	1	
	@ 15ns FWHM	Ī	Transic	nt	Lost/Shortened	Rai				
Sample #	[rad(Si)/s]	Shot#	1	[٧]	2	3	Mamual Reset	Latchup	Burnout	Comment
Sample #	1100,01,00	<del> </del>								
CT IL E6D	2 6 output Actel A1	280 CMOS A	SIC (LDC = E	S9143, Sam	ole Size = 1)		<b>,</b>			
1	5.80E+07	55	no	0.60	no	no	no	по	no	
•	8.34E+07	54	no	0.80	no	no	no	по	no	
	1.26E+08	3	YES	1.20	no	no	no	no	no	
	1.26E+08	53	YES	1.10	no	no	no	no	по	1
	2.06E+08	5	YES	1.80	no	no	no	по	no	1
	2.60E+08	57	YES	2.00	no	no	no	по	no	
	2.67E+08	58	YES	2.20	no	no	по	no	no	
	3.90E+08	4	-	-	YES	no	по	no	по	pulse shortene
	2.60E+09	6	-	-	YES	no	no	no	no	pulse lost
ACT II. 5DI	E7 3 output Actel A1	280 CMOS A	SIC (LDC =	ES9143, Sam	ple Size = 1)				,	
l l	6.09E+07	61	no	0.80	no	no	no	по	по	1
-	8.52E+07	60	по	0.80	no	no	по	no	no	
	1.25E+08	59	YES	1.00	no	no	по	no	no	1
	2.09E+08	9	YES	1.80	no	no	no	no	no	
	2.84E+08	10	YES	2.40	по	no	no	no	no	
	3.43E+08	11	YES	2.80	00	no	no	no	по	1
	3.91E+08	8	-	-	-	YES	YES	no	no	1
	4.00E+08	12	-	-	•	YES	YES	no	no	1
	3.715.00	1 7		<u> </u>	YES	no	no	no	no	pulse shorten

Upset 1 (U1) is a output voltage transient of greater than or equal to 1 V.

Table 4.1-3. ACT I and ACT II Dose Rate Test Results Summary.

			Highest	Lowest	Highest	Lowest	Highest	Lowest
Device Type	Part #	Sample #	No U1	បរ	No U2	U2	No U3	U3
ACTI	B6I3	i	-	-	1.30E+08	3.90E+08	-	-
1011	5015	2	1.25E+08	1.99E+08	2.81E+08	3.27E+08	3.27E+08	4.06E+08
1		3	1.23E+08	241E+08	2.41E+08	2.74E+08	9.29E+08	1.01E+09
		4	1.23E+08	1.99E+08	2.44E+08	2.78E+08	2.78E+08	3.82E+08
		5	1.10E+08	1.23E+08	2.71E+08	3.07E+08	3.07E+08	3.65E+08
ACT II	F6D2	1	8.34E+07	1.26E+08	2.65E+08	3.90E+08	-	
ACT II	5DE7	li	8.52E+07	1.25E+08	3.43E+08	2.71E+09	3.43E+08	3.91E+08

oe normal st	itistical manipulatio	n of ACT I	results		
-3			LN(No U1)	LN(No U2)	LN(No U3)
ACT 1	B6I3	1	-	1.87E+01	-
		2	1.86E+01	1.95E+01	1.96E+01
1		3	1.86E+01	1.93E+01	2.06E+01
		4	1.86E+01	1.93E+01	1.94E+01
1	1	5	1.85E+01	1.94E+01	1.95E+01
		Mean	1.86E+01	1.92E+01	1.98E+01
		Std Dev	5.90E-02	3.15E-01	5.64E-01
k(4)=	0.819; k(5)=0.686	0.50/90%	1.86E+01	1.90E+01	1.93E+01
	5.437; k(5)=4.666	0.99/90%	1.83E+01	1.78E+01	1.67E+01
		p(0.50/90%)	1.14E+08	L82E+08	2.53E+08
		p(0.99/90%)		5.19E+07	1.87E+07

Upset 2 (U2) is a lost or shortened output pulse

Upset 3 (U3) is where the output railed either HIGH or LOW and a manual RESET was required to resume operation.

# SECTION 3.1 Radiation Data Dose Rate (ACT I&II) (TRW)

#### 1.0 INTRODUCTION

This document reports results for gamma-rate response testing of a specific configuration of ACTEL 1280 Gate Arrays in a Flash X-ray (FXR) environment.

The parts were tested using the TRW Febetron FXR machine. The FWHM pulse width was 22 nanoseconds.

The primary objective was to test for burnout at the highest available levels while noting if any latchup had occurred. A secondary objective was to collect upset data.

#### 2.0 TEST SAMPLES

The test samples were identified as ACTEL A1280 PG176 E3, lot date code 9143. Four samples were irradiated. These were identified as SN 1, SN 2, SN 3 and SN 4.

The arrays were configured with two different paths for data flow as shown in Figure 1. These paths were essentially constructed as rings of 32-bit shift register blocks sharing a reset circuit (note reset flip-flop). While separate clock lines were available, the input pins were wired together for these tests. Path 1 whose outputs have been labeled A and B had seventeen shift register blocks. Path 2 (outputs A' and B') had eight register blocks. Note that the 32-bit register block in the two paths were built differently. Additional details can be obtained from the TRW Components Engineering Department.

#### 3.0 TEST DESCRIPTION

The test system configuration is shown in Figure 2.

All tests were conducted at lablatory ambient temperature with VCC = 5.0V. Both static and dynamic exposures were obtained. When a clock was used, the period was approximately 7 milliseconds with a clock pulse level of 4 volts and a width of 2 milliseconds.

The VCC line was stiffened with 200 ufd of capacitance located approximately eight inches from the DUT card and shielded with lead. Additionally, two 4.7 ufd ceramic capacitors were connected between the VCC pin and the DUT card ground plane.

A CT-2 AC current probe was used to obtain transient current photographs. When the DUT peak photo currents were recorded, the CT-2 was moved from its normal location (as shown in Figure 2) to the DUT side of the 4.7 ufd capacitors. However, for the actual burnout and latchup tests, the CT-2 was on the supply side of the 4.7 ufd capacitors in order to provide maximum stiffening.




FIGURE 1 - CATE ARRAY CONFIGURATION (SHEET 1 OF 2)





FIGURE 1 - GATE ARRAY CONFIGURATION (SHEET 2 OF 2)



NOTES:

locations. (See Appendix A). PRA, PRB, SDI, SDO, DCLK = N/C. DUT designators are pin grid <u>location</u>s. VKS = GND. vpp, vsv = vcc.

GND and VCC pins are per Appendix A.

C = Two 4.7ufd high frequency capacitors in parallel. CT-2 located as shown except for selected shots where actual 3.5.5

Line drivers were either digital types located at the DUT and in device transient current was to be measured.

the instrumentation room, or analog types located at the DUT. The analog drivers were used when investigating transient 9

response levels (as opposed to data errors). DUT circuit board and line drivers were located within RF

cassette for upset tests. Time interval counters were used to assist in detecting data . 9

FICURE 2 - TEST SYSTEM BLOCK DIAGRAM

Line drivers located approximately twelve inches from the DUT and shielded with lead were used to monitor the output responses.

The tests were connected both with and without an RF type cassette enclosing the DUT card and line drivers.

#### 4.0 TEST RESULTS

### 4.1 Upset Testing

Three types of "upset" were noted. These were:

- a) transient output disturbance only
- b) shortened output pulse (logic level transition coincided with the radiation pulse but with no additional data errors)
- c) data errors evident after the pulse and reset therefore required

### 4.1.1 Transients and Shortened Pulses

The lowest gamma dose level capable of causing an output disturbance of approximately 1.3 volts but without the outputs transitioning was approximately 11 rads (5E8 rads/second).

With very little additional dose the outputs would transition coincident with the radiation, resulting in a single shortened pulse followed by the normal data stream. Figure 3 provides photographs for SN 1, Path 1 at 12 rads (5.5E8 rads/second).

#### 4.1.2 Permanent Data Errors

All four parts were tested for this upset mode on Path 1. Only SN 3 and SN 4 were tested for this mode on Path 2.

Note that this upset mode may be expected to disappear at higher test levels since the on-chip reset flip-flop could generate its own reset. Thus, an apparent upset "window" could occur. This indeed was observed as the levels were increased and the need for a reset disappeared.

Table 1 provides key test levels that did or did not result in the need for a reset. There is some overlap in the levels and this could be related to a combination of dosimetry accuracy, DUT state sensitivity (e.g. clock high or clock low), and the presence of the on-chip reset circuitry. Nevertheless, the data are taken to indicate a threshold of 20-25 rads or approximately 1E9 rads/second.

Table 2 provides the data for Path 2. The threshold is apparently the same.

Figure 4 provides oscilloscope traces taken during and immediately after a 25 rad shot of SN 3. In this case, both paths had multiple data errors that lasted until a reset was applied.

Figure 5 provides oscilloscope traces taken during and immediately after a 30 rad shot of SN 3. In this case, Path 2 showed no lasting errors, but Path 1 was completely "shut down" or was circulating all zeroes. This result was observed several times. In all cases, the condition was cleared when the reset was applied.

No Reset Required




FIGURE 3 - SN 1, PATH 1 RESPONSE AT 12 RADS

TABLE 1 - UPSET DATA, PATH 1 PERMANENT DATA ERRORS

SN	No Reset Needed at (Rads)	Reset Needed at (Rads)	Notes
1	12, 17, 20, 22, 28	21, 32, 43, 45	
2	18, 25, 26	34, 35	
3	15, 18, 19, 25, 31, 32	25, 30, 33, 34, 41, 43	
4	15, 16, 21, 22, 23, 24, 25, 30, 35, 39, 40	32, 34, 36	

TABLE 2 - UPSET DATA, PATH 2 PERMANENT DATA ERRORS

SN	No Reset Needed at (Rads)	Reset Needed at (Rads) Notes
3	15, 19, 25, 30, 31, 33, 37, 38	25, 44
4	15, 16, 21, 25, 30, 34, 36, 40, 42	22, 23, 25




FIGURE 4 - SN 3, PATH 1 AND PATH 2 RESPONSE AT 25 RADS




FIGURE 5 - SN 3, PATH 1 AND PATH 2 RESPONSE AT 30 RADS

#### 4.2 Latchup/Burnout Testing

All four parts were exposed to a sequence of high level irradiations to check for latchup or burnout.

The supply voltage was 5.0V and no current limiting resistors were used.

All parts were tested to levels above 1E11 rads/second. Based upon the transient supply current waveforms, the pre- and post-exposure recordings of steady state current, and the photographs of the output waveforms, no latchup was observed. No obvious burnout damage occurred in that the parts were still functioning.

It should be noted that the high level pulses were observed to increase the values of the supply current for all four samples. The pre- and post-exposure values for ICC are given in Tables 3 and 4, along with the exposure levels. After each radiation pulse for which an increase in supply current was induced, it was noted that the level was slowly but continuously decreasing. In fact, approximately three weeks after SN 1 and SN 2 were exposed, their supply currents had decreased from 17mA and 59mA to 4.5mA and 20mA. Over the period of a weekend, SN 3 and SN 4 currents decreased from 7mA and 3mA to 3.6mA and 2.6mA. It may be that the observed increases are due to dose accumulation as opposed to photocurrent induced stressing.

Figure 6 provides supply current response photographs for SN 3 at 300, 1600 and 1950 rads or 1.4El0, 7.3El0 and 8.9El0 rads/second. The peak current was 9A at 300 rads and 15A at 1950 rads. The corresponding pulse widths were 150 nanoseconds and 350 nanoseconds.

TABLE 3 - LATCHUP/BURNOUT TEST LEVELS FOR SN 1 AND SN 2

			ICC (mA)		
sn	Test	Test Level Rads(Si)	Pre	Post	Notes (1)
1 1 1 1 1	1 2 3 4 5	803 2355 3355 1866 2026 2900	0.9 1.0 2.1 3.1 9.4 8	1.1 1.0 5.4 7.0 8.0	(2)
2 2 2 2 2 2	7 8 9 10 11	533 2400 3236 2170 920 1673	0.0 0.0 0.1 3.0 14 29	0.0 3.0 6.0 16 26 59	(3)

#### NOTES:


- 1. For tests 1-5, 7-9 and 12 the dose readings are the average of two dosimeters located at the center of the DUT package lid.
- 2. For test 6, the value is the average of five dosimeters located at the corners and center of the package lid. The readings ranged from 2000-4000 rads.
- 3. The dose value is the average of two readings from opposite corners of the package lid. Readings were 2947 and 1396.
- 4. The dose value is the average of two readings from opposite corners of the package lid. Readings were 1130 and 707.

TABLE 4 - LATCHUP/BURNOUT TEST LEVELS FOR SN 3 AND SN 4

		Test Level	ICC (mA)		
SN	Test	Rads(Si)	Pre	Post	Remarks
3 3 3 3 3 3 3	13 14 15 16 17 18	575 1026 314 602 1617 1963	0.3 0.3 0.4 0.4 0.5	0.4 0.4 0.4 0.6 1.0	2413/1513
3	19 20	2795 1197	1.7 3.1	3.2 3.9	2700/2890 1269/1125
4 4 4 4 4 4	21 22 23 24 25 26 27	742 750 750 750 750 750 1382	0.3 0.3 0.4 0.6 0.7 1.2	0.3 0.4 0.5 0.7 1.2 1.7	
3	28	2922	3.6	7.0	2865/2980
4	29	2818	1.2	3.0	2875/2762
4	30	1075	2.6	3.6	
4	31	1836	3.1	4.0	1684/1988

#### Notes:

- 1. For shots 18-20, 28, 29 and 31, the level is the average for two dosimeter readings near the center of the device package lid. Individual readings are given under Remarks.
- 2. Shots 22-26 were made in rapid succession without moving the setup and a total dose of 3750 rads was obtained from a single reading.



### 5.0 SUMMARY

This configuration of ACTEL 1280 gate arrays will upset at 5E8 rads/second (22 nanosecond pulse). At this level, either the output transients are sufficient to generate errors in downstream circuits, or the array outputs themselves may change state at the radiation pulse (but with no internal errors). At approximately 1E9 rads/second, internal errors are generated and a reset is necessary.

The four samples did not suffer any hard latchup and continued to function after levels above 1E11 rads/second where peak currents of 15A were generated. A small current limiting resistor should be used to reduce this photocurrent level.

The test samples should undergo a complete set of electrical measurements to ensure that parameters other than the operating current were not significantly degraded.

 -		

### SECTION 3.2 Radiation Data SEU

### AEROSPACE CORPORATION SUMMARY REPORT

PRODUCT: CMOS FIELD PROGRAMMABLE GATE ARRAY

MANUFACTURING BY: MATSUSHITA

DEVICE: ACT1010/ACT1020 (2.0 micron); ACT1280 (1.2 micron)

**EVALUATED BY: AEROSPACE CORPORATION** 

Ref. (1)Single Event Effects Testing Report by R.Koga

Ref. (2) Single Event Upset and Latchup Susceptibilities of Actel A1280 CMOS

Field Programmable Gate Array Report by R.Koga & S.J.Hansel

### **EVALUATIONS:**

### A1280 SINGLE EVENT UPSET (SEU) and LATCHUP SUSCEPTIBILITY

Data was taken on four devices each of which was programmed using four sequential ring counters and four combinatorial ring counters. Each device module was programmed as a multiple twisted ring counter using 60 D-type flip-flops. All programming was accomplished with antifuse elements. The programming was performed by ACTEL.

The test measurement was accomplished by by comparing the correct output signature of an unexposed device to the device that is exposed to the ion beam. Each device tested is exposed to a number of cycles while a sufficient number of output errors is accumulated and recorded. During exposure the power supply current was also monitored to detect latchup. SEU and latchup measurements were taken at room temperature and at 100°C.

Test results show that null latchup results were measured at the effective LET's ranging from 15 to 120 Mev/(mg/cm2). The SEU measurements were taken and plotted as (cm2/240 flip-flops) vs LET[MeV/(mg/cm2)]; See figure 3. Examination of the data shows that C-modules are less vulnerable than S-modues for SEU. At 100°C the results are identical.

### A1010/A1020 SINGLE EVENT UPSET (SEU) and LATCHUP SUSCEPTIBILITY

The parts evaluated for SEU were exposed to Xe(603 MeV), Kr(380 MeV), Cu(290 MeV), and Ar (180 MeV) ion beams. They were programmed as multiple twisted ring counters each of which was 10 bits long. The A1010 and A1020 were programmed to hold four and five ring counters which contained 40 and 50 vulnerable bits.

The test measurement was done similarly as described for the A1280.

Test results show that null latchup results were measured at the effective LET's ranging from 15 to 120 Mev/(mg/cm2). The SEU measurements were taken and plotted as (cm2/40 or 50 flip-flops) vs LET[MeV/(mg/cm2)]. From the data it is seen that the A1010 and A1020 have similar susceptibilities. The test results at 80°C and 100°C are nearly identical to those at room temperature. Null latchup were measured at effective LETs ranging from 15 to 120 MeV/(mg/cm2). See figure 4 and 5.

Post SEU testing of antifuses at 100°C revealed some errors. However it is speculated these errors were the result of using commercial devices rated and tested to 70°C. There was also some indication of mishandling the parts after SEU testing.



### Actel A1280




Figure 3. SEU Test Results for A1280

### SECTION 3.3 DPA Product Analysis/Step Coverage

<del></del>	

### PARTS INFORMATION PROGRAM

### **ELECTRONIC PARTS RELIABILITY SECTION**

D	D	No.	305	
Г 1		ITU.		

<b>JPL</b>
Jet Propulsion Laboratory
California Institute of Technology

DATE 13 April 1992

### SUBJECT:

Preliminary Product Analysis (PA) of ACT-21280B (1.2  $\mu m$ ) CMOS Field Programmable Gate Array (FPGA) Si-chip manufactured by Actel Corp.

### SUMMARY:

Two ACT-21280B Si-chip samples (lot #UH-01, PC #18340) were submitted to the JPL LSI Group for destructive product analysis. This PA effort is a part of the JPL/NASA Quality Assurance Program in support of selection and qualification of field programmable gate array CMOS devices considered for use in flight hardware systems for the Earth Observation System (EOS) and Cassini Missions.

The evaluation results provide initial insight into the quality of FPGA Chip materials structures, and particularly into the quality of metal step coverage of chip two-level (Si-Cu-doped aluminum) metal interconnections which are as follows:

- 1) SEM examination of laterally exposed metal-2 and metal-1 interconnections show clean metal line width patterns, and alignment of metal-2 to metal-1 contacts, and metal-2 step coverage thickness over intrametal dielectrics and metal-1, as shown in Figures 3a through 5a.
- SEM examination of two cross-sectioned chip segments: Figures 8a through 13d show identified cross-sectioned structures of metal-2 and metal-1 with thickness definition and step coverage quality. Metal-2 nominal thickness is approximately 1.1  $\mu$ m thick compared with metal-2 thin step coverage features in intrametal SiO<sub>2</sub> via sidewalls to metal-1 contacts, and metal-2 thinning step coverage over unplanarized Spin-on Oxide (SOG) and Low Temperature Oxide (LTO) steps of intrametal dielectric above metal-1 contacts. These steps vary from 0.18  $\mu$ m to 0.35  $\mu$ m in thickness, as shown in Figures 8a, 9a, 9d, 11d and 13c.

### SOURCE OF INFORMATION:

JPL LSI Engineering Group, Section 514, S. Suszko.

FOR ADDITIONAL INFORMATION CONTACT:	Stefar	Suszko	EXT:_	4-1716 or 4-7709
	APPROVED: _	Sulfes Group Supervis	2 or - 1 S1 Engin	neering Group

147

JPL 2192-1 11/90

Metal-1 nominal thickness is approximately 0.75  $\mu m$  compared with thinning features of metal-1 step coverage in BPSG via cuts to poly and Si contacts, which vary from 0.16  $\mu m$  to 0.26  $\mu m$ , as shown in Figures 8d, 9d, 10a, 11d and 12d. FPGA cell with programmed (fused) poly through oxide/nitride/oxide (ONO) dielectric to Si is identified in Figures 10c and 10d.

3) Figures 6a through 7d show laterally exposed MOS-transistor cells with thin nitride film over poly gate patterns, field oxide and FPGA cells with programmable poly (after removal of two-level metal interconnections and interlevel dielectrics). Exposed contact patterns to poly and Si are outlined in thin nitride, and show good alignment to poly and in active areas of Si-cells.

### **CONCLUSIONS**

Evaluation results of the Actel FPGA 21280B 1.2  $\mu$ m Si-chip show evidence of metal-2 thinning in via step coverage to metal-1 contacts, and over unplanarized steps of intrametal dielectrics (SOG and LTO) above metal-1 contacts. Metal-2 nominal thickness of 1.1  $\mu$ m is reduced to 0.2  $\mu$ m, as shown in Figures 8d, 9a and 9d.

- Metal-1 thin step coverage is evidenced in BPSG aperture cuts to poly and Si contacts, from nominal 0.75  $\mu$ m metal thickness to 0.15  $\mu$ m, as shown in Figures 8d, 9d, 10a, 11d and 12d.
- The thickness quality of metal-2 and metal-1 step coverage does not meet acceptance criteria of MIL-STD-883C. However, reliability data calculations for current density requirements might pass this metal step coverage in contact vias according to MIL-STD-38510, as calculated by Mike Sandor of JPL (Ref: JPL IOM 514-F-038-92, Calculation of Current Density for Actel 2.0 μm and 1.2 μm FPGA Technology).
- The FPGA 21280B 1.2  $\mu$ m Si chip is a fairly new product technology, just over a year old, and the reliability database is still evolving and minimal on this product line. For the electrical and environmental functionality of this FPGA device, see the manufacturer's data sheets, attached. For additional information, contact M. Davarpanah, JPL component specialist.

### **PROCEDURE**

The evaluation was performed on two Si-chips in accordance with MIL-STD-883C, Methods for Microcircuits (where applicable). One Si-chip was backscribed and cleaved into four segments. Two chip segments were used for lateral selective exposure and removal of chip materials levels. The other two chip segments were prepared as cross-sectioned samples and examined for definition and identification of chip materials layers on Si, their interface integrity and thickness dimensions (see Table I).

A second Si-chip was used for lateral exposure of materials without backscribing and cleaving it into separate chip segments.

Optical and SEM examinations were performed prior to and after each level of chip materials exposure, and X-ray spectroscopic analysis was used for identification of chip materials composition.

### OPTICAL AND SEM EXAMINATIONS:

Figures la through 13d are optical and SEM photo views, which together with captions provide representative examples of FPGA chip and chip exposed materials levels and structures, their interface integrity, and thickness dimensions.

Table I. Physical Dimensions of ACT-21280B Die and Die Structures

	Di /Di - Chanaturos	Dimensions
	Die/Die Structures	
1.	Die material: (Si), and size	12 x 12.7 mm
2.	Die passivation: Nitride on SiO <sub>2</sub>	≃ 1.2 µm
3.	Die metallization: Si-and cu-doped Aluminum two-level metal interconnect; metal-2 top, metal-1 bottom level.	
4.	Metal-2 thickness	≃ 1.1 µm
5.	Minimum metal-2 step coverage thickness	≃ 0.2 μm
6.	Metal-1 thickness	≃ 0.75 μm
7.	Minimum metal-1 step coverage thickness	≃ 0.15 μm
8.	Minimum metal-2 line width	≃ 2.0 μm
9.	Minimum metal-1 line width	≃ 2.0 µm
10.	Intrametal dielectric (SOG on LTO) thickness	$\simeq 0.65 \ \mu \text{m}$
11.	BPSG thickness	$\approx 0.7 \ \mu \text{m}$
12.	Thin nitride thickness (on field oxide)	≃ 800 Å
13.	Gate poly thickness	≃ 0.35 µm
14.	Field oxide thickness	$\approx 0.75 \ \mu \text{m}$
15.	Contact diameter to poly and Si	≃ 1.6 μm
16.	ONO thickness	≃ 0.1 μm

Note: The chip materials dimensions were derived from SEM photo figures using SEM calibration reference line and magnification factor.

# OPTICAL PHOTO VIEWS OF ACTEL CMOS-PAL (1.2 $\mu m$ ) SI-CHIP AND MAGNIFIED CHIP CIRCUIT SEGMENTS WITH NITRIDE AND SIO $_2$ PASSIVATION OVER 2-LEVEL METAL INTERCONNECTIONS.




Figure la. 6X optical view of Actel PAL-chip (chip size 12 X 12.7 mm)




Figure 1b. 100X view of PAL-chip segment with chip logo and date.




Figure 1c. 200X view of chip circuit segment with two-level metal interconnect.




Figure 1d. 200X view of chip segment with PAL circuit pattern.

# OPTICAL PHOTO VIEWS OF CMOS-PAL CHIP CIRCUIT SEGMENTS WITH NITRIDE AND ${ m SiO}_2\,$ PASSIVATION OVER 2-LEVEL METAL INTERCONNECTIONS.





Figure 2a. 200X optical view of chip logo Figure and output buffer with metal

interconnections.



2b. 300X optical view of chip circuit
 with two-level metal interconnect
 pattern.




Figure 2c. 100% view of chip PAL circuit segment.




Figure 2d. 250X optical view of chip programmable logic array (PAL) segment with metal interconnections.

7 PIP 305

### SEM PHOTO VIEW OF PAL CHIP SEGMENT WITH NITRIDE AND ${\rm SiO}_2$ PASSIVATION.




Figure 2e. 400% view of chip metal pad.






Figure 2f. 1000X SEM view of chip segment with nitride passivation morphology over two-level metal interconnections.

# SEM PHOTO VIEWS OF PAL CHIP EXPOSED 2-LEVEL METAL INTERCONNECTIONS WITH METAL-2 TO METAL-1 CONTACTS AND STEP COVERAGE FEATURES (TOP NITRIDE AND SIO2 PASSIVATION REMOVED).



2kX side view of top metal-2 with contacts to metal-1. Figure 3a.




metal-2 with contacts to metal-1. 2kX side view of exposed top Figure 3b.



CONTACT

≅ 0.7 µm

step coverage and contact features. 7kX side view of exposed metal-2 Figure 3c.



7kX side view of exposed metal-2 step coverage thickness over  $\mathrm{SiO}_2$  and metal-1 steps. Figure 3d.

# SEM PHOTO VIEWS OF PAL CHIP EXPOSED 2-LEVEL METAL INTERCONNECTIONS WITH STEP COVERAGE PATTERN OF METAL-2 OVER SIO $_2\,$ STEPS AND METAL-1 (TOP NITRIDE AND SIO $_2\,$ PASSIVATION REMOVED).




Figure 4a. 3kX side view of exposed top metal-2 step coverage features over SiO<sub>2</sub> and metal-1 steps.




Figure 4b. 5kX side view of exposed top metal-2 step coverage over  $$\sin 2 and = 1 $$  steps.




Figure 4c. 5kX side view of exposed metal-2 with contacts to metal-1.





Figure 4d. 10kX side view of exposed metal-2 with contacts and step coverage thickness, and metal-1 thickness.

METAL-1 LINE WIDTH

≅ 2 µm

### SEM PHOTO VIEWS OF EXPOSED METAL-2 STEP COVERAGE FEATURES AND LINE WIDTH PATTERNS.







Figure 5b.
3kX view of exposed
metal-2 line width
patterns and separation.



11 PIP 305

## SEM PHOTO VIEWS OF EXPOSED CONTACTS TO POLY GATES, AND PROGRAMMABLE POLY ARRAY LOGIC (PAL) BLOCKS (METAL-2 AND METAL-1, AND INTRAMETAL DIELECTRICS REMOVED).




Figure 6a. 1kX side view of exposed contacts to poly gates and (PAL) programmable poly pattern with thin nitride.




Figure 6b. 2.5kX side view of exposed thin nitride over poly gates and PAL poly.




Figure 6c. 1.5kX side view of poly-capacitor plates, gate poly and (PAL) poly.






Figure 6d. 3kX side view of PAL poly with programmable contacts to S1, and gate poly contacts on field oxide.


# SEM PHOTO VIEWS OF EXPOSED CONTACTS TO POLY GATES, AND (PAL) PROGRAMMABLE POLY TO SI (METAL-2, METAL-1 AND INTRAMETAL DIELECTRICS REMOVED).



1.5kX side view of exposed contacts to poly gate patterns and to Si. Figure 7a.



poly with programmed interface to Si. 4kX side view of (PAL) programmable Figure 7b.




POLY GATES

4kX side view of exposed contacts to poly gate pads on thick field oxide, and Si contacts. Figure 7d.

patterns, and Si contacts. transistor cells and gate




# SEM PHOTO VIEWS OF PAL CHIP CROSS-SECTIONED MATERIALS, THEIR THICKNESS AND INTERFACE PATTERNS, ON SI SUBSTRATE.




and SiO2 passivation over 2-level 10kX view of top 2-level nitride (Si-Cu doped) Al metal. 8a.

Figure



10kX view of top metal-2 step over width on BPSG, and thickness. SOG and LTO and metal-1 line



**THICKNESS** IN VIA STEP

TO POLY

METAL-1

<u>≃</u> 0.22 μm

OVER SOG,

TO, AND

METAL-1


CONTACT

AND STEP

THICKNESS ≥ 1.1 μm

METAL-2

contacts to poly and step thickness. 10kX view of metal-2 step features over SOG and LTO and metal-1 Figure 8d.



10kX view of metal-1 line, and contact to poly pad on thick field oxide. Figure 8c.

## SEM PHOTO VIEWS OF PAL CHIP CROSS-SECTIONED MATERIALS, THEIR THICKNESS AND INTERFACE PATTERNS, ON SI-SUBSTRATE.




Figure 9a. 10kX view of metal-2 dual contacts to metal-1, and metal-1 line width and thickness.

10KX S5142

TEL A12803 UH-01 1.2U

AND METAL-1

METAL-1-

METAL-1 -

SOG, LTO

STEP OVER

METAL-2~




Figure 9b. 15kX view of metal-2 contact features to metal-1.





Figure 9d. 10kX view of metal-2 step features over SOG and LTO and metal-1 contacts to poly, and metal-1 via step coverage.




metal-1 contact to poly.

SEM PHOTO VIEWS OF PAL CHIP CROSS-SECTIONED MATERIALS, THEIR THICKNESS AND INTERFACE INTEGRITY ON SI SUBSTRATE.



and via step coverage to poly. 10kX view of metal-1 contacts Figure 10a.

ICTEL A12803 UH-01 1 2U



10kX view of metal-1 twin metal contacts to poly, and metal-1 thickness in BPSG via step. Figure 10b.




Figure 10d.

(fused) to Si on oxide/nitride/oxide (ONO) dielectric.

20kX view of programmed poly



10kX view of PAL poly programmable nitride/oxide (ONO) dielectric. contacts to Si through oxide/ Figure 10c.

Mak

SUBSTRATE

FUSED PAL

ONO

POLY

BPSG-

CONTACT

TO Si

10KX S5142

### SEM PHOTO VIEWS OF PAL CHIP CROSS-SECTIONED MATERIALS, THEIR INTERFACE INTEGRITY AND THICKNESS DIMENSIONS.



CONTACT TO POLY

METAL-1

Figure 11b. 10kX view of metal-1 contact to poly, and metal thickness in via step cut.

10kX view of metal-1 contact to poly, and metal thickness

Figure 11a.

in via step cut.

2

9)2888 UH-01

HC EL

METAL-2

STEP




Figure 11c. 10kX view of metal-2 step over SOG and LTO and metal-1 contact to poly pad on thick field oxide.

THICKNESS


METAL-1

STEP

≅ 0.18 µm

metal-1 contact to poly with metal thickness in via step cut.

# SEM PHOTO VIEWS OF PAL CHIP CROSS-SECTIONED MATERIALS SHOWING METAL-2 CONTACTS TO METAL-1, AND METAL-1 TO SI CONTACTS, AND METAL THICKNESS COVERAGE IN VIA STEP CUTS



# SEM PHOTO VIEWS OF PAL CHIP CROSS-SECTIONED MATERIALS ON SI SUBSTRATE.




Figure 13a. 10kX view of poly gate length and effective channel length.




Figure 13b. 10kX view of metal-1 contact features to poly on thick field oxide.



Figure 13d. 15kX view of metal-2, and metal-1 contacts with step coverage features in via step cuts.




Figure 13c. 10kX view of metal-2 contact to metal-1 with metal-2 step thickness in S102 via step.



### ACT<sup>™</sup> 2 Field Programmable Gate Arrays

19

### **Features**

- Up to 8000 Gate Array Gates (20,000 PLD/LCA<sup>TM</sup> equivalent gates)
- Replace up to 210 TTL Packages
- Replace up to 69 20-Pin PAL Packages
- Design Library with over 250 Macros
- Single-Module Sequential Functions
- Wide-Input Combinatorial Functions
- Up to 1232 Programmable Logic Modules
- Up to 998 Flip-Flops
- 16-Bit Counter Performance to 85 MHz
- 16-Bit Accumulator Performance to 33 MHz
- Flip-Flop Toggle Rates to 120 MHz
- Two In-Circuit Diagnostic Probe Pins Support Speed Analysis to 50 MHz
- Two High-Speed, Low-Skew Clock Networks
- I/O Drive to 10 mA
- Nonvolatile, User Programmable

### **Product Family Profile**


Device	A1280	A1240	A1225
Capacity		<del> </del>	<del></del>
Gate Array Equivalent Gates	8,000	4,000	2,500
PLD/LCA Equivalent Gates	20,000	10,000	6,250
TTL Equivalent Packages	210	105	70
20-Pin PAL Equivalent Packa	ges 69	34	23
Logic Modules	1,232	684	451
S-Modules	624	348	23
C-Modules	608	336	220
Flip-Flops (maximum)	998	565	382
Routing Resources			
Horizontal Tracks/Channel	36	36	36
Vertical Tracks/Column	15	15	15
PLICE® Antifuse Elements	750,000	400,000	250,000
User I/Os (maximum)	140	104	83
Packages <sup>1</sup>	176 CPGA	132 CPGA	100 CPG/
_	160 PQFP	144 PQFP	100 PQFF
			84 PLCC
Performance <sup>2</sup>			
16-Bit Counters	55 MHz	75 MHz	85 MH:
16-Bit Accumulators	30 MHz	33 MHz	33 MH
CMOS Process	1.2 µm	1.2 µm	1.2 µm

### Yote:

- 1. See product plan on page 4 for package availability.
- Performance is based on a -1 speed graded device at commercial worst-case operating conditions.

### Description

The ACT 2 family represents Actel's second generation of field programmable gate arrays. The ACT 2 family presents a two-module architecture, consisting of C-Modules and S-Modules. These modules are optimized for both combinatorial and sequential designs (see Figure 1). Based on Actel's patented channeled array architecture, the ACT 2 family provides significant enhancements to gate density and performance while maintaining upward compatibility with the ACT 1 design environment. The devices are implemented in silicon gate, 1.2-µm, two-level metal CMOS, and employ Actel's PLICE antifuse technology. This revolutionary architecture offers gate array design flexibility, high performance and fast time-to-production through user programming. The ACT 2 family is supported by the Action Logic<sup>TM</sup> System (ALS), which offers automatic pin assignment, validation of electrical and design rules, automatic placement and routing, timing analysis, user programming, and debug and diagnostic probe capabilities. The Action Logic System is supported on the following platforms: 386/486 PC, and Sun®, HP® and Apollo® workstations. It provides CAE interfaces to the following design environments: ValidTM, Viewlogic®, Mentor Graphics®, HP DCS and OrCAD™.






Figure 1. ACT 2 Two-Module Architecture

© 1991 Actel Corporation

December 1991

1



### **ACT 2 Architecture**

Routing efficiency with large gate count devices is improved by increased routing resources and antifuse programming elements. as well as architectural enhancements. Horizontal routing tracks/channel are increased to 36 (vs. 25 for ACT 1): vertical routing tracks/column are increased to 15 (vs. 13 for ACT 1). All speed-critical module-to-module connections are accomplished with only two low-resistance antifuse elements. Most connections are implemented with either two or three antifuse elements (see Figure 2). No connections are allowed with more than four antifuse elements in the path. This results in fully automatic placement and routing. This device utilization is typically 85% to 95% of available logic modules and 80% of total gates.




Figure 2. ACT 2 Routing Architecture

### Two Module Design: C-Modules and S-Modules

The ACT 2 family has dedicated combinatorial and combinatorial-sequential modules (see Figures 3 and 4). The combinatorial module. C-Module, has been enhanced to implement high fan-in combinatorial macros, such as 5-input AND, OR, NAND and NOR gates. In addition, AND-OR gates, AND-XOR gates, XOR gates and many other combinatorial functions are available.




Figure 3. C-Module Implementation


The combinatorial-sequential module, S-Module, is optimized to implement high-speed flip-flops within a single module. In addition, they include combinatorial logic within the S-Module, which allows an additional level of logic to be implemented without any additional propagation delay. Actel's ALS software automatically combines the combinatorial and sequential logic into the S-Module.

### Hard and Soft Macros


A building block approach is used for designing FPGAs within the Actel environment. Over 250 schematic representations of widely used logic functions are stored within the ACT 2 macro library. Each macro represents one of our basic to complex building blocks from which you may build your design. These macros include simple logic functions, such as AND gates, and more complex logic functions, such as 16-bit counters and accumulators.

These macros are implemented within the ACT 2 architecture by using one or more C-Modules and/or S-Modules. Over 150 of these macros are implemented within single modules, with an additional 25 macros implemented by connecting only two modules. One-module and two-module macros have a small propagation delay variance, which enables accurate performance prediction. These macros are called hard macros, and their propagation delays are specified within this datasheet. Combinable hard macros can be combined with the sequential logic within the S-Module.


More complex logic functions are also included in the macro library. These soft macros are implemented by using several hard macros. The performance of soft macros depends on the application and is optimized by "criticality." Criticality is a method of easily defining the speed critical paths in a particular application.




Up to 7-input function plus D-flip-flop with clear.



Up to 4-input function plus latch with clear.



Up to 7-input function plus latch.



Up to 8-input function (same as C-Module).

Figure 4. S-Module implementations

### Programmable I/O Pins

Each I/O pin is available as an input, output, three-state, or bidirectional buffer. Inputs are TTL and CMOS-compatible. Output drive levels meet 10 mA TTL and 6 mA HCT standards. Optional transparent latches at the I/O pins are provided for both inputs and outputs. I/O latches can be combined with latches in the array to implement master-slave flip-flops.

### **Low-Skew Clock Network**

Two low-skew clock distribution networks are provided. Each network can be driven by either of two dedicated I/O pins or from internal logic. Clock skew is a function of the flip-flop distribution, and is guaranteed to be less than two nanoseconds in duration.

### 100% Tested Product


ACT 2 device functionality is fully tested before shipment and during device programming. Routing tracks, logic modules, and programming, debug, and test circuits are 100% tested before shipment. Antifuse integrity also is tested before shipment. Programming algorithms are tested when a device is programmed using Actel's Activator®2.

### **Probe Pins**

ACT 2 family devices have two independent diagnostic probe pins, which allow the user to observe any two internal signals. Signals may be viewed on a logic analyzer using Actel's Actionprobe® diagnostic tools. The probe pins can be used as user-defined I/Os when debugging has been completed. After the design has been verified, the pins' probing capabilities can be terminated to protect the design's confidentiality.



### Ordering Information



Product Plan		0.4		Applic	ation		
	Speed	Speed Grade		C I M		В	
	Std	<del>-1^</del>					
A1280 Device						P	
176-pin Ceramic Pin Grid Array (PG) 160-pin Plastic Quad Flatpack (PQ)							
A1240 Device		·			-	Р	
132-pin Ceramic Pin Grid Агтау (PG) 144-pin Plastic Quad Flatpack (PQ)							
A1225 Device			P		Р	Р	
100-pin Ceramic Pin Grid Array (PG) 100-pin Plastic Quad Flatpack (PQ) 84-pin Plastic Leaded Chip Carrier (PL)	P P P	P P	P P	P P			

Applications: C = Commercial Industrial M = Military B = 883B

\* Speed Grade: -1 = 15% taster than Standard

### **Device Resources**

Device Resources User I/Os									
				CPGA		PQFP			PLCC
Device Logic	0-4	176-pin			160-pin	144-pin	100-pin	84-pin	
Series	Modules	Gates	170			124		_	-
A1280	1232	8000	140			124			
A 1200				92	_	-	104		
A1240	684	4000						<del>-</del>	67
A1225	451	2500			83				

### **ACT 2 FPGAs**

### **Absolute Maximum Ratings**

### Free air temperature range

Symbol	Parameter	Limits	Units
Vcc	DC Supply Voltage <sup>1,2,3</sup>	-0.5 to +7.0	Volts
Vı	Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	Volts
Vo	Output Voltage	-0.5 to V <sub>CC</sub> +0.5	Volts
l <sub>IK</sub>	Input Clamp Current	±20	mA
lok	Output Clamp Current	±20	mA
lok	Continuous Output Current	±25	mA
TSTG	Storage Temperature	-65 to +150	•c

Stresses beyond those listed above may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.

- V<sub>PP</sub> = V<sub>CC</sub>, except during device programming.
   V<sub>SV</sub> = V<sub>CC</sub>, except during device programming.
   V<sub>KS</sub> = GND, except during device programming.

### **Recommended Operating Conditions**

Parameter	Commercial	Industrial	Military	Units
Temperature Range (Note 1)	0 to +70	-40 to +85	-55 to +125	•c
Power Supply Tolerance	±5	±10	±10	%V <sub>CC</sub>

### Note:

1. Ambient temperature  $(T_{\mbox{\scriptsize A}})$  used for commercial and industrial; case temperature  $(T_{\mbox{\scriptsize C}})$  used for military.

### **Electrical Specifications**

	Pasamata.	Corr	mercial	Ind	ustrial	Mi	litary	14-46-
Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Unite
	$(I_{OH} = -10 \text{ mA})^2$	2.4	<del> </del>			· · ·		٧
V <sub>OH</sub> <sup>1</sup>	$(l_{OH} = -6 \text{ mA})$	3.84		· .··			<del></del>	٧
	$(I_{OH} = -4 \text{ mA})$			3.7		3.7	• • •	٧
Vol1	(l <sub>OL</sub> = 10 mA) <sup>2</sup>		0.5					٧
	(l <sub>OL</sub> = 6 mA)		0.33		0.40		0.40	٧
V <sub>fL</sub>		-0.3	0.8	-0,3	0.8	-0.3	0.8	٧
V <sub>IH</sub>		2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	٧
Input Transiti	ion Time t <sub>R</sub> , t <sub>F</sub> <sup>2</sup>		500		500		500	ns
C <sub>10</sub> I/O Cap	acitance <sup>2, 3</sup>		10		10		10	pF
Standby Cur	rent, I <sub>CC</sub> 4		10		20		25	mA
Leakage Cur	rent <sup>5</sup>	-10	10	-10	10	-10	10	Aμ

### Notes:

- 1. Only one output tested at a time,  $V_{CC} = min$ .
- 2. Not tested, for information only.
- 3. Includes worst-case 176 CPGA package capacitance,  $V_{OUT} = 0$  V, f = 1 MHz.
- 4. All outputs unloaded. All inputs = VCC or GND.
- 5.  $V_0$ ,  $V_{IN} = V_{CC}$  or GND.
- 6. Only one output tested at a time. Min. at  $V_{CC}$  = 4.5 V; Max. at  $V_{CC}$  = 5.5 V.



### **Package Thermal Characteristics**

The device junction to case thermal characteristic is  $\;\theta jc,$  and the junction to ambient air characteristic is  $\theta$ ja. The thermal characteristics for  $\theta$  ja are shown with two different air flow rates. Maximum junction temperature is 150°C.

A sample calculation of the maximum power dissipation for a CPGA 176-pin package at military temperature is as follows:

$$\frac{\text{Max. junction temp. (°C) - Max. military temp. (°C)}}{\theta \text{ja (°C/W)}} = \frac{150 \text{°C} - 125 \text{°C}}{20 \text{°C/W}} = 1.2 \text{ W}$$

	Pin Count	θјс	θja Still air	θja 300 ft/min.	Units
Package Type CPGA	100	5	35 30	17 15	•cw
	132 176	<u>ž</u>	20 55	<u>8</u> 47	•C/W
PQFP1	100 144 160	13 15 15	35 33	26 24	•cw
PLCC	84	12	44	33	°C/M

Note:

1. Maximum Power Dissipation for PQFP Package = 2.0 Watts

### **Power Dissipation**

 $P = [I_{CC} + I_{active}] \cdot V_{CC} + I_{OL} \cdot V_{OL} \cdot N + I_{OH} \cdot (V_{CC} - V_{OH}) \cdot M$ 

 $I_{CC}$  is the current flowing when no inputs or outputs are changing

I active is the current flowing due to CMOS switching

IOL, IOH are TTL sink/source currents

VOL, VOH are TTL level output voltages

N equals the number of outputs driving TTL loads to  $V_{\text{OL}}$  and

M equal the number of outputs driving TTL loads to  $V_{\text{OH}}$ 

An accurate determination of N and M is problematical because their values depend on the design and on the system I/O. The power can be divided into two components: static and active.

### Static Power

Static power dissipation is typically a small component of the overall power. From the values provided in the Electrical Specifications, the maximum static power (commercial) dissipation is:

$$10 \text{ mA x } 5.25 \text{ V} = 52.5 \text{ mW}$$

The static power dissipated by TTL loads depends on the number of outputs that drive high or low and the DC lead current flowing. Again, this number is typically small. For instance, a 32 bit bus driving TTL loads will generate 42 mW ATT with all outputs driving low or 140 mW with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

### **Active Power**

The active power component in CMOS devices is frequency dependent and depends on the user's logic and the external I/O. Active power dissipation results from charging internal chip capacitance such as that associated with the interconnect, unprogrammed antifuses, module inputs, and module outputs plus external capacitance due to PC board traces and load device inputs. An additional component of active power dissipation is due to totem-pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

### **Equivalent Capacitance**

The power dissipated by a CMOS circuit can be expressed by Equation 1.

Power (
$$\mu W$$
) =  $C_{EQ} \cdot V_{CC}^2 \cdot f$  (1)

Where:

CEQ is the equivalent capacitance expressed in pF

V<sub>CC</sub> is power supply in volts

f is the switching frequency in MHz

Equivalent capacitance is calculated by measuring Iscare at a specified frequency and voltage for each circuit component of interest. The results for ACT 2 devices are:

	$C_{EQ}(pF)$	
Modules	7.7	
Input Buffers	18.0	
Output Buffers	25.0	
Clock Buffer Loads	2.5	

To calculate the active power that is dissipated from the complete design, you must solve Equation 1 for each component. In order to do this, you must know the switching frequency of each part of the logic. The exact equation is a piece-wise linear summation over all components, as shown in Equation 2.

Power = 
$$[(m \cdot 7.7 \cdot f_1) + (n \cdot 18.0 \cdot f_2) + (p \cdot (25.0 + C_L) \cdot f_3) + (q \cdot 2.5 \cdot f_1) \cdot V_{CC}^2$$
 (2)

### **ACT 2 FPGAS**

### Where:

n = number of logic modules switching at frequency f<sub>1</sub>

m = number of input buffers switching at frequency f2

p = number of output buffers switching at frequency f<sub>3</sub>

q = number of clock loads on the global clock network

f = frequency of global clock

f<sub>1</sub> = average logic module switching rate in MHz

f<sub>2</sub> = average input buffer switching rate in MHz

f<sub>3</sub> = average output buffer switching rate in MHz

C<sub>L</sub> = output load capacitance

### **Determining Average Switching Frequency**

In order to determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following rules will help you to determine average switching frequency in logic circuits. These rules are meant to represent worst case scenarios so that they can be generally used for predicting the upper limits of power dissipation. These rules are as follows:

Module Utilization = 80% of combinatorial modules

Average Module Frequency = F/10

1/3 of I/O are Inputs

Average Input Frequency = F/5

2/3 of I/Os are Outputs

Average Output Frequency = F/10

Clock Net 1 Loading = 40% of sequential modules

Clock Net 1 Frequency = F

Clock Net 2 Loading = 40% of sequential modules

Clock Net 2 Frequency = F/2

### **Estimated Power**

The results of estimating active power are displayed in Figure 5. The graphs provide a simple guideline for estimating power. The tables may be interpolated when your application has different resource utilizations or frequencies.





Figure 5. ACT 2 Power Estimates

26 PIP 305




### **Parameter Measurement**




### **AC Test Loads**


Load 1 (Used to measure propagation delay)




### Load 2 (Used to measure rising/failing edges)





### Input Buffer Delays






### Combinatorial Macro Delays





### **Sequential Timing Characteristics**

### Flip-Flops and Latches



### Notes:


1. D represents all data functions involving A, B, S for multiplexed flip-flops.

PIP 305





### Sequential Timing Characteristics (continued)

### Input Buffer Latches



### **Output Buffer Latches**





## Timing Characteristics

Timing characteristics for ACT arrays fall into three categories: family dependent, device dependent, and design dependent. The output buffer characteristics are common to all ACT 2 family members. Internal module delays are device dependent. Internal wiring delays between modules are design dependent. Design dependency means actual delays are not determined until after placement and routing of the users design is complete. Delay values may then be determined by using the ALS Timer utility or performing simulation with post-layout delays.

The macro propagation delays shown in the Timing Characteristics tables include the module delay plus estimates derived from statistical analysis for wiring delay. This statistical estimate is based on fully utilized devices (90% module utilization).

### Critical Nets and Typical Nets

Propagation delays are expressed for two types of nets: critical and typical. Critical nets are determined by net property assignment before placement and routing. Up to six percent of the nets in a design may be designated as *critical*, while ninety percent of the nets in a design are *typical*.

### **Fan-out Dependency**

Propagation delays depend on the fan-out (number of loads) driven by a macro. Delay time increases when fan-out increases due to the capacitive loading of the macro's inputs, as well as the interconnect's resistance and capacitance.

#### Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows or columns or modules, and are used frequently in large fan-out (> 10) situations. Long tracks employ three and sometimes four antifuse connections. This increased capacitance and resistance results in longer net delays for macros connected to long tracks. Typically up to six percent of the nets in a fully utilized device require long tracks. Long tracks contribute an additional 10 ns to 15 ns delay.

## **Timing Derating**

Operating temperature, operating voltage and device processing conditions, along with device die size and speed grade, account for variations in array timing characteristics. These variations are summarized into a derating factor for ACT 2 array typical timing specifications. The derating factors shown in the table below are based on the recommended operating conditions for ACT 2 applications. The derating curves in Figure 6 show worst-to-best case operating voltage range and best-to-worst case operating temperature range. The temperature derating curve is based on device junction temperature. Actual junction temperature is determined from Ambient Temperature, Power Dissipation, and Package Thermal characteristics.


Timing Derating Factor (x typical)

Commercial		Indi	ustrial	Military		
Best Case	Worst Case	Best Case	Worst Case	Best Case	Worst Case	
0.40	1.40	0.37	1.50	0.35	16	
Manage				0.55	1.0	

Note:

Best case reflects maximum operating voltage, minimum operating temperature, and best case processing. Worst case reflects minimum operating voltage, maximum operating temperature, and worst case

processing. Best case derating is based on sample data only and is not guaranteed.






Figure 6. Derating Curves



# A1280 Timing Characteristics

Propagation Delays (V<sub>CC</sub> = 5.0 V; T<sub>A</sub> = 25°C; Process = Typical; Derating Required)

ropagation (	Delays ( $V_{CC} = 5.0 \text{ V; } T_A$		FO = 1	FO = 2	FO = 3	FO = 4	FO = 8	Units
Parameter	Description	Output Net			5.5	6.0	_	ns
PO1	Single Module	Critical	4.5	5.0		8.2	11.7	ns
-	Single Module	Typical	5.7	6.2	6.7		_	ns
וסי	-	Critical	7.5	8.0	8.5	9.0	_	
PD2	Dual Module		8.7	9.2	9.7	11.2	14.7	ns
PO2	Dual Module	Typical		5.0	5.5	6.0	-	ns
00	Sequential Clk to Q	Critical	4.5	-	6.7	8.2	11.7	ns
	Sequential Clk to O	Typical	5.7	6.2			_	ns
20	Latch G to Q	Critical	4.5	5.0	5.5	6.0		ns
30		Typical	5.7	6.2	6.7	8.2	11.7	
GO	Latch G to Q	,,	4.5	5.0	5.5	6.0	_	ns
PD	Asynchronous to Q	Critical			6.7	8.2	11.7	ns
PD PD	Asynchronous to Q	Typical	5.7	6.2				

# Sequential Timing Characteristics (over Worst-Case Recommended Operating Conditions; No Further Derating Required)

equential Ti	equential Timing Characteristics (over Worst-Case Re		ercial	Industrial		Military		
		Min.	Max.	Min.	Max.	Min.	Max.	Units
arameter	Description			0.5		1.0	_	ns
SUD	Flip-Flop Data Input Setup	0.4		1.5		2.0		ns
SUASYN	Flip-Flop Asynchronous Input Setup	1.0		0.5		1.0		ns
SUD	Latch Data Input Setup	0.4				2.0		ns
	Latch Asynchronous Input Setup	1.0		1.5	0.0	2.0	0.0	ns
SUASYN	Flip-Flop Data Input Hold		0.0		0.0		0.0	ns
4D	Latch Data Input Hold		0.0		0.0	7.5	0.0	ns
НО	Flip-Flop Enable Setup	5.0		6.0				ns
SUENA	Flip-Flop Clock Active Pulse Width	7.5		8.25		9.0		ns
WCUKA	Flip-Flop Asynchronous Pulse Width	7.5		8.25		9.0		ns
WASYN	Flip-Flop Clock Input Period	18.0		20.0		22.0		
Ä	·		2.0		2.5		2.5	ns
чин	Input Buffer Latch Hold	-2.5		-3.0		-3.5		ns
t <sub>insu</sub>	Input Buffer Latch Setup	2.0	0.0		0.0		0.0	ns
t <sub>оитн</sub>	Output Buffer Latch Hold	0.4	0.0	0.5		1.0		ns
toursu	Output Buffer Latch Setup	U.4	48.0		43 0		39.0	MH
f-AAX	Flip-Flop Clock Frequency		40.0					

Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Data applies to macros based on the sequential (S-type) module. Timing parameters for sequential macros constructed from C-type modules can be obtained from the ALS Timer utility. Note:

Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the G input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs.

**ACT 2 FPGAs** 

A1280 Timing Characteristics (continued)
I/O Buffer Timing (V<sub>CC</sub> = 5.0 V; T<sub>A</sub> = 25°C, Process = Typical; Derating Required)

Parameter	Description	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8	Unita
HNYH	Pad to Y High	6.7	7.2	7.7	8.2	11.7	ns
4nm	Pad to Y Low	6.6	7.1	7.6	8.1	11.5	ns
<b>YNGH</b>	G to Y High	6.6	7.2	7.7	8.2	11.7	ns
t <sub>INGL</sub>	G to Y Low	6.4	6.9	7.5	8.0	11.4	ns

Global Clock Network (V<sub>CC</sub> = 5.0 V; T<sub>A</sub> = 25°C; Process = Typical; Derating Required)

Parameter	Description	FO = 32	FO = 128	FO = 384	Units
<sup>t</sup> скн	Input Low to High	9.1	10.1	12.3	ns
t <sub>CKL</sub>	Input High to Low	9.1	10.2	12.5	ns
PWH	Minimum Pulse Width High	6.0	6.0	6.0	ns
PWL	Minimum Puise Width Low	6.0	6.0	6.0	ns
KSW	Maximum Skew	0.5	1.0	2.5	ns
UEXT	Input Latch External Setup	0.0	0.0	0.0	ns
extr	input Latch External Hold	7.0	8.0	11.2	ns
	Minimum Period	15.0	18.0	20.0	ns
AX	Maximum Frequency	66.0	55.0	50.0	MHz

Output Buffer Timing (V<sub>CC</sub> = 5.0 V; T<sub>A</sub> = 25°C; Process = Typical; Derating Required)

Parameter	Description	TTL	CMOS	Units	
OLH	Data to Pad High	4.6	6.7	กร	
t <sub>orre</sub>	Data to Pad Low	6.5	4.9	ns	
ENZH	Enable Pad Z to High	8.3	8.3	ns	
ENZL	Enable Pad Z to Low	5.5	5.5	ns	
ENHZ	Enable Pad High to Z	4.5	4.5	ns	
ENLZ	Enable Pad Low to Z	6.0	6.0	ns	
ш	G to Pad High	4.6	4.6	ns	
HL	G to Pad Low	6.5	6.5	ns	
TLH	Delta Low to High	0.06	0.11	ns/pF	
THL	Delta High to Low	0.11	0.08	ns/pF	



1280-1 1	ming Characteristic pelays ( $V_{CC} = 5.0 \text{ V: } T_A$	25°C: Process =	Typica: Derau		FO = 3	FO = 4	FO = 8	Unite
ropagation L	Delays (VCC - VIII	Output Net	FO = 1	FO = 2		5.3	_	ns
arameter	Description		3.9	4.3	4.8	7.0	10.0	ns
	Single Module	Critical Net	4.9	5.3	5.7		_	ns
PD1	Single Module	Typical Net		8.0	8.5	9.0		ns
PD1	Dual Module	Critical Net	7.5	8.3	8.7	10.0	13.0	ne
PD2	Dual Module	Typical Net	7.9		4.B	5.3	-	
PD2		Critical Net	3.9	4.3	5.7	7.0	10.0	n
too	Sequential Clk to C	Typical Net	4.9	5.3		5.3	-	n
\co	Sequential Clk to Q		3.9	4.3	4,8	7.0	10.0	n
	Latch G to C	Critical Net	4.9	5.3	5.7		_	r
tao	Latch G to Q	Typical Net	3.9	4.3	4.8	5.3	10.0	r
too	Asynchronous to Q	Critical	=	5.3	5.7	7.0	10.0	
40	Asynchronous to Q	Typical	4.9					
t <sub>PO</sub>	Asynchronous to C				ditions; No Furt	her Derating Re	equired)	

32

atal Wi	Asynchronous to U 1999 ming Characteristics (over Worst-Case Rec	OMMEN	Орень	indu	trial	Milit	ary	Units
equential	miny Chil	Comm		Min.	Max.	Min.	Max.	Units
		Min.	Max.			1.0		ns
arameter	Description	0.4		0.5		2.0		ns
SUC	Flip-Flop Data Input Setup	1.0		1.5		1.0		ns
SUASYN	Flip-Flop Asynchronous Input Setup	0.4		0.5		2.0		ns
Isun	Latch Data Input Setup	1.0		1.5		2.0	0.0	ns
	Latch Asynchronous Input Setup	1.5	0.0		0.0		0.0	ns
t <sub>suasyn</sub>	Flip-Flop Data Input Hold		0.0		0.0		0.0	ns
<b>1</b> но	Latch Data Input Hold		•	6.0		7.5		ns
140	Flip-Flop Enable Setup	5.0		7.8		9.0		ns
SUENA	Flip-Flop Clock Active Pulse Width	6.5		7.8		9.0		•
<b>W</b> CUKA	Flip-Flop Asynchronous Pulse Width	6.5		18.0		20.0		ns
WASYN	Flip-Flop Clock Input Period	15.0		10.0	2.5		2.5	ns
t <sub>k</sub>	Flip-Flop Clock III-part Hold		2.0			-3.5		ns
<b>Lysis</b>	Input Buffer Latch Hold	-2.5		-3.0	0.0		0.0	ns
t <sub>eriSU</sub>	Input Buffer Latch Setup		0.0	_		1.0		ns
TOUTH	Output Buffer Latch Hold	0.4		0.5			45.0	MH
COLITEU	Output Buffer Latch Setup Flip-Flop Clock Frequency		55.0		50.0		r the Input B	

Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the G input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs.

Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Data applies to macros based on the sequential (S-type) module. Timing parameters for sequential macros constructed from C-type modules can be obtained from the ALS Timer utility.

ACT 2 FPGAS

A1280-1 Timing Characteristics (continued)

1/O Buffer Timing (V<sub>CC</sub> = 5.0 V; T<sub>A</sub> = 25°C; Process = Typical; Derating Required)

Parameter	Description	FO = 1	FO = 2	FO = 3	FO = 4	FO = 8	Units
<b>UNYH</b>	Pad to Y High	6.1	6.5	5.9	7.4	10.5	ns
t <sub>INYL</sub>	Pad to Y Low	5.9	6.4	6.8	7.3	10.4	ns
\$NGH	G to Y High	6.1	6.5	5.9	7.4	10.5	ns
4NGL	G to Y Low	5.9	6.4	6.8	7.3	10.4	ns

Global Clock Network (V<sub>CC</sub> = 5.0 V; T<sub>A</sub> = 25°C; Process = Typical; Derating Required)

Parameter	Description	FO = 32	FO = 128	FO = 384	Units
<b>С</b> КН	Input Low to High	7.8	8.7	10.4	ns
tok	Input High to Low	7.8	8.8	10.6	ns
t <sub>РWH</sub>	Minimum Pulse Width High	5.1	5.5	6.0	ns
t <sub>PWL</sub>	Minimum Pulse Width Low	5.1	5.5	6.0	ns
tcksw	Maximum Skew	0.5	1.0	2.5	ns
SUEXT	Input Latch External Setup	0.0	0.0	0.0	ns
нехт	Input Latch External Hold	7.0	8.0	11.2	ns
t <sub>P</sub>	Minimum Period	12.0	15.0	16.6	ns
MAX	Maximum Frequency	80.0	66.0	60.0	MHz

Output Buffer Timing (V<sub>CC</sub> = 5.0 V; T<sub>A</sub> = 25°C; Process = Typical; Derating Required)

Parameter	Description	TTL	CMOS	Units
tour	Data to Pad High	4.6	6.7	ns
t <sub>DHL</sub>	Data to Pad Low	6.5	4.9	ns
t <sub>ENZH</sub>	Enable Pad Z to High	8.3	8.3	ns
tenzl	Enable Pad Z to Low	5.5	5.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z	4.5	4.5	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z	6.0	6.0	ns
t <sub>GUH</sub>	G to Pad High	4.6	4.6	ns
<sup>t</sup> GHL	G to Pad Low	6.5	6.5	ns
d <sub>TLH</sub>	Delta Low to High	0.06	0.11	ns/pF
d <sub>THL</sub>	Delta High to Low	0.11	0.08	ns/pF

# SECTION 3.4 Calculation of Current Density

=	 		

JET PROPULSION LABORATORY M.Sandor

VENDOR: ACTEL

CONSTANT CURRENT DENSITY CALCULATION FOR SINGLE OR MULTIPLE VIA FROM METAL 1 TO SILICON	SITY CALCULATION	FO.		150 and 101 TIME					
Technology:CMOS 1.2um; Metal. 1 is AL-Si(1%)-Cu(0.5%); LOCOS Passivation is 300nm SiO2,800 nm SiN	AL-Si(1%)-Cu(0.5%)	: Locos		where t.50 = A.50°J·n'exp(Ea/KT)   BLACK'S EQUAT	io ralcuke (f J`·n*exp(Ea/K	n-gol	ormal distribution) [BLACK'S EQUATION]		
	Enter Unit (	Calculation			Freeze	1 1			
Metal 1 width	2 %						Calci	Calculation Unit	
Metal 1 thickness		A1 in cm2 ≃	3 45585.00		5.00E + 07 hrs		A.01(constant) 1.39E+07 hrs where A.01 = A50*e(signe*?)	9E + 07 hrs	
Vie original delice of the second sec		CD@A1 =	2.89E + 05	= (Jueuodxe Aleusii axboueut) =	2	sigm	sigms of failure distribution = In(1,50/r,15)/1	ibution = In(t.50/	1,16)/1
Via size at A 1 (Silicon)	1.20 um	A1 in um2 =	0.345576	k(Boltzmann constant) =	8.62E-05 ev/K		Z = from statistics table	istics table	
Metal I Inckness at step	0.10 um	!		T(temperature) =					
Step coverage at via		12.5%		Ee(ectivation aparax for EAL)	X 52+				
Worst case current in via(derated)	1.00 m			[for Al-Si-Cu]	0.63	>			
Temperature(max operationg + Junct rise)	150 Cent								
VDD	5.00 Volts								
Case 1:Current density in single via									
		2.89E + 05 2.89	A/cm2	Current density in single via	2.	2.89E + 05 A/cm2	t50 =	19133 hrs	2.0
Case 2: C.D. with multiple vie	2 cts.	1.45E+05	+	Reduced C.D. with multiple sign			t.01=	5312 hre	0.6 yrs
Case 3: C.D. w/o via(interconnect)		1000	7	[This is typical case]	<u>.</u>	1.45E + 05 A/cm2	t50 = 101 -	76531 hrs	8.7 yrs
(This is best case)		3.315 + 04	A/cm2	Current density interconnect	3.5	3.91E+04 A/cm2	150= 10		2.4 yrs 119.9 yrs
							1.01 = 29	291487 hrs	33.3 yrs
							Case 1[Duty cycle = .50]	ycle =.50]	
						_	t50(pulse) =		8.7 yrs
							(esind)   0'1		2.4 yrs

Figure 4

METAL 1 TIME TO FAILURE (t.01) FOR ELECTROMIGRATION




Figure 8

JET PROPULSION LABORATORY M. Sandor

*	
Ť	
2	
ŝ	
-	

VENDOR: ACTEL								
CONSTANT CURRENT DENSITY CALCULATION FOR SINGLE OR MULTIPLE VIA FROM METAL 1 TO SILICON	TY CALCULATION AL 1 TO SILICON	I FOR		150 and 1,01 TIME	150 and t.01 TIME TO FAILURE (for log-normal distribution)	normal distributio	(0	
Technology:CMOS 1.2um; Metal. 1 is AL-Si(1%)-Cu(0.5%); LOCOS Passivation is 300nm SiO2,800 nm SiN	L-Si(1%)-Cu(0.59 00 nm SiN	s); Locos		where t.50 = A.50°J·n°exp(Ea/KT)	J·n°exp(Ea/KT)	[BLACK'S EQUATION]	ATION!	
	Enter Unit	Calculation			Enter Unit		Calculation Unit	
Metal 1 width	3.20 um			A50(constant) ≖	5.00E + 07 hrs	A.01(cons	A.01(constant) 1.39E+07 hrs	
Metal 1 thickness	0.80 um		3.4558E-09	3.4558E.09 n(current density exponent) =	2	where A.U sigma of fe	where A.U I = A5U *e(sigma* 2) sigma of failure distribution ≈ In(t.50/t.15)/1	/1.16)/1
Via opening size (oxide)		= CO	1.16E+06	k(Boltzmann constant) =	8.62E-05 ev/K	7	Z=Irom statistics table	
Metel 1 thickness at step	0.10 m	# 7 m n m 7 #	0.345576	T{temperature} =	423 K			
Step coverage at via		12.5%		Ea(activation energy for EM) =	0.63 ev			
Worst case current in via(dersted) (output buffers are reted at 4.0me) Temperature(max operationg +Junct rise)	4.00 ms			lior At-st-cul				
VDD	5.00 Volts							
		30. 33. 4				1 16E . OE A lam 2 LEO =	1106 his	
Case 1:Cuffent density in single vis =   [This is worst case]		11.57	A/cmz ma/um2	Current density in single via [This is worst case]	10	+ 00 A/CIN2 150		0.0 yrs
Case 2: C.D. with multiple via =	2 cts.	5.79E+05	A/cm2	Reduced C.D. with multiple via	= 5.79E	5.79E+05 A/cm2 t50=		0.5 yrs
[This is typical case]				[This is typical case]		1.0		0.2 yrs
Case 3: C.D. w/o via(interconnect)	l l	1.56E+05	A/cm2	Current density interconnect	= 1.56E	1.56E + 05 A/cm2 150 =	(50 = 65622 hrs	7.5 yrs
[This is best case]				This is best case		1.0	1 10210 INS	4.1 VIS
						Cas	Case 1[Duty cycle = .50]	, C
						9	t.01(pulse) =	0.2 yrs
						]		

Figure 4

JET PROPULSION LABORATORY M.SANDOR

METAL 1 TIME TO FAILURE (1.01) FOR ELECTROMIGRATION




Figure 8

# SECTION 3.5 Electrical Characterization Data

# Example

Datecode: 9143

25 Ser #: 3

Page:

Source file: Beta12.0:H44 Post 500 hrs

Functional ft4.5	test	p <b>ar</b> ams:	Vcc	=	4.50V,	Vih	=	3.00V,	Vil 0	=	C.00V Tc = to 1299	1000.0ns. pass
Functional ft4.7	test	params:	Vcc	=	4.75٧,	Vih	=	3.00V,	<b>Vil</b> 0	=	C.00V Tc = to 1299	1000.0ns. pass
Functional ft5.0	test	params:	Vcc	=	5.COV,	Vih	=	3.00v,	Vil O	=	C.00V Tc = to 1299	1000.0nS. pass
Functional tt5.2	test	paramsi	Vcc	=	5.25V,	Vih	=	3.00v,	<b>Vil</b> 0	=	C.00V Tc = to 1299	1000.0nS. pass
Functional ft5.5	test	params:	Vcc	=	5.50V/	Vih	=	3.00V,	Vil C	=	C.00V Tc = to 1299	1000.0ns.

Temp: 25 Ser #: 3 Fage: 2

Source file: Beta12.C:H44

Post 500 hrs

VOH params:	Vcc = 4.5CV/	Vih = 3.00	0.000v	, Io = -4.0	00mA.
	700 V minimum		maximum.		
40	4.210 V	<b>Q1</b>	4.205 V	C 2	4.205 V
03	4.188 V	<b>≟</b> 08	4.205 V	Q18	4.210 V
Q2B	4.203 V	23 ธ	4.19C V	TOUTA	4.210 V
QOUTA	4.205 V	ETUOT	4.207 V	COUTE	4.207 V
MKTOUT	4.205 V	MKCUTB	4.205 V	MMOUT	4.198 V
COUT	4.198 V	PJ	4.193 V	P1	4.203 V
P2	4.190 V	P3	4.193 V	P4	4.200 V
P 5	4.203 V	P6	4.200 V	P7	4.200 V
DECO	4.188 V	DEC1	4.203 V	DECS	4.193 V
DEC3	4.200 V	DEC4	4.19C V	DEC5	4.200 V
DECO	4.203 V	DEC7	4.188 V	DEC8	4.188 V
DEC9	4.193 V	DEC10	4.198 V	DEC11	4.212 V
DEC12	4.203 V	DEC13	4.161 V	CEC14	4.210 V
DEC15	4.200 V	DEC16	4.198 V	DEC17	4.198 V
CEC18	4.205 V	DEC19	4.198 V	DECSO	4.193 V
DEC21	4.198 V	DEC22	4.198 V	CEC23	4.195 V
DEC24	4.190 V	DEC25	4.190 V	DEC26	4.195 V
DEC27	4.195 V	DEC28	4.190 V	DEC29	4.198 V
DEC30	4.205 V	DEC31	4.183 V	DEC32	4.203 V
DEC33	4.207 V	DEC34	4.20C V	DEC35	4.195 V
DEC36	4.203 V	DEC37	4.212 V	DEC38	4.205 V
DEC39	4.193 V	MOUT 40	4.198 V	MOUT41	4.212 V
MOUT42	4.203 V	MOUT43	4.205 V	MOUT 44	4.198 V
MOUT45	4.200 V	MOUT46	4.198 V	MOUT47	4.203 V
DECOB	4.188 V	DEC1B	4.193 V	DEC 28	4.198 V
DEC38	4.203 V	DEC48	4.203 V	CEC5B	4.181 V
DEC66	4.183 V	DEC78	4.200 V	DEC88	4.203 V
DEC9B	4.190 V	DEC10P	4.207 V	CEC118	4.210 V
DEC12B	4.195 V	DEC138	4.200 V	CEC148	4.205 V
DEC128	4.203 V	DEC 168	4.203 V	CEC178	4.200 V
DEC188	4.203 V	DEC19B	4.205 V	CEC2CB	4.203 V
DEC218	4.200 V	DECZŹB	4.181 V	DEC238	4.207 V
DEC248	4.190 V	DEC 255	4.205 V	DEC26B	4.210 V
	4.186 V	DEC 288	4.183 V	CEC29B	4.195 V
DEC278	4.188 V	DEC318	4.188 V	DEC32B	4.205 V
DEC30B	4.185 V	DEC348	4.205 V	DEC35B	4.207 V
DEC336	4.105 V 4.210 V	DEC378	4.215 V	CEC38B	4.205 V
DEC368		0UT408	4.205 V	CUT41B	4.205 V
DEC398	4.205 V	0UT43B	4.207 V	OUT 448	4.200 V
OUT 428	4.205 V		4.207 V	OUT 478	4.207 V
OUT458	4.205 V	OUT 468	4. EUJ V	00,415	4,000

·Limits:	3.700 V mir	imum/	5.500 V	maximum.			1 147 V
60	4.469	٧	Q1	4.464	٧	Ç2	4.467 V
¢3	4.447	V	208	4.467	٧	C18	4.472 V
G28	4.467		23B	4.450	٧	TOUTA	4.469 V
QOUTA	4.467		TOUTE	4.469	٧	COUTE	4.467 V
·	4.469		MKOUTB	4.464		PMOUT	4.459 V
MKTOUT	4.459		P0	4.455		P1	4.464 V
COUT	4.452		P3	4.455		P4	4.462 V
P 2	4.467		P 6	4.462		P7	4.462 V
P5 CECO	4.450		DEC1	4.464		DEC 2	4.455 V

DEC9 DEC12 DEC15 DEC15 DEC15 DEC18 DEC21 DEC24 DEC27 DEC33 DEC33 DEC336 DEC336 DEC36 DEC38 DEC38 DEC38 DEC48 DEC158 DEC158 DEC158 DEC158 DEC158 DEC218 DEC218 DEC218 DEC218 DEC338 DEC388  4.462 V 4.464 V DEC7 DEC10 DEC10 DEC13 DEC13 DEC13 DEC13 DEC13 DEC25 L4.462 V DEC25 L4.450 V DEC31 L4.464 V DEC31 DEC31 DEC31 DEC31 DEC31 DEC31 DEC31 DEC31 DEC31 DEC31 DEC31 DEC31 DEC31 DEC31 DEC31 DEC31 DEC16 DEC31 DEC31 DEC31 DEC31 DEC31 DEC334 DEC344  4.450 V 4.450 V 4.459 V 4.462 V 4.452 V 4.452 V 4.452 V 4.462 V 4.462 V 4.462 V 4.467 V 4.469 V 4.469 V	DEC8 DEC11 DEC117 DEC1236 DEC1236 DECC226 DECC358 MOUT147 DECC358 MOUT147 DECC236 DECC358 DECC117 DECC236 DECC236 DECC236 DECC236 DECC236 DECC236 DECC236 DECC236 DECC236 DECC36	4-467 4-		
--	--	--	---	--

VOH params: Vcc = 5.CGV, Vih = 3.000V, Vil = 0.000V, To = -4.COOmA. 5.500 V maximum. 4.731 v J1 **C3** 4.726 V 4.704 52 ٧ 006 4-726 V 928 4.720 V 4.726 C1B €3E 4.731 V COUTA 4.709 4.723 V ٧ TOUTA TOUTS 4.731 V MKTOUT 4.726 ٧ 4.726 COUTS ٧ MKCUTS 4.726 V COUT 4.720 4.719 ٧ MMOUT ٧ PO 4.721 P 2 4.714 4.714 ٧ P1 ٧ P3 P 5 4.724 4.714 4.720 V ٧ P4 Fé 4.724 DECO ٧ 4.721 4.711 ٧ P7 ٧ DEC1 4.721 4.724 ٧ DEC3 4.721 CEC 2 DEC4 4.714 DEC6 ٧ 4.709 4.724 DEC 5 ٧ DEC7 4.721 DEC9 4.709 4.711 DEC8 ٧ DEC10 4.711 DEC12 4.721 4.726 DEC11 ٧ DEC13 4.733 DEC15 ٧ 4.677 4.721 ٧ CEC14 DEC16 4.731 DEC18 4.721 ٧ 4.725 DEC 17 4.721 DEC19 DEC21 4.719 ٧ 4.719 CECSO ٧ DEC 22 4.716 V DEC24 4.721 ٧ 4.709 DEC23 DEC25 4.716 DEC27 4.709 ٧ 4.716 CEC26 4.719 DEC28 DEC30 4.711 4.728 DEC 29 ٧ DEC31 4.719 DEC33 4.704 DEC32 4.728 DEC34 4.724 DEC36 4.721 4.724 CEC35 V DEC37 4.719 DEC39 4.731 ٧ 4.716 V CEC38 MOUT40 4-726 V MOUT42 4.721 V 4.726 V MOUT41 MOUT43 4.736 V MCUT45 4.724 V 4.724 MOUT44 MOUT46 4.719 ٧ DECOB 4.721 ٧ 4.709 v MOUT47 DEC18 4.726 V 4.711 V DEC28 4.719 V

DEC3B 4.728 V DEC7B DEC6B 4.704 V DEC10B DEC9B 4.711 V DEC13B DEC12B 4.716 V DEC16B	4.726 V DEC5B 4.708 4.724 V DEC11B 4.731 4.728 V DEC11B 4.729 4.724 V DEC14B 4.729 4.724 V DEC17B 4.729 4.726 V DEC26B 4.729 4.704 V DEC26B 4.729 4.704 V DEC26B 4.739 4.706 V DEC26B 4.719 4.706 V DEC25B 4.719 4.706 V DEC35B 4.729 4.726 V DEC35B 4.729	V V V V V V V V V V V V V V V V V V V
---	--	---------------------------------------

VOH params: Vcc = 5.25V, Vih = 3.000V, Vil = 0.000V, Io = -4.000mA. 5.500 V maximum. 3.700 V minimum/ 4.985 V C 2 4.985 V Q1 4.990 V 4.986 V C18 00 4.985 V 20B 4.990 V 4.961 ٧ Q3 TOUTA 4.968 V Q38 4.985 ٧ 4.985 ٧ Q28 COUTB 4.985 ٧ TOUTE 4.955 ٧ 4.978 V \_ QOUTA TUOMM 4.985 ٧ MKCUT5 4.988 4.980 ٧ ٧ MKTOUT P1 4.973 V PO 4.978 4.980 V P4 COUT 4.976 ٧ P 3 4.971 ٧ 4.980 P7 P 2 4.980 ٧ P6 4.973 4.985 ٧ CECZ P 5 4.983 ٧ DEC1 4.980 4.966 ٧ CEC5 DECO 4.966 ٧ 4.968 DEC4 4.980 ٧ DEC8 DEC3 ٧ 4.966 4.990 4.983 DEC7 ٧ DEC11 DEC6 4.978 ٧ DEC10 4.971 4.988 ٧ DEC14 DEC9 ٧ 4.934 DEC13 ٧ 4.985 4.980 ٧ DEC17 - DEC12 4.98C ٧ DEC16 4.976 ٧ ٧ 4.985 CEC20 DEC15 4.978 ٧ 4.976 DEC19 4.985 ٧ ٧ CEC23 CEC18 4.980 ٧ DEC22 4.976 ٧ 4.978 ٧ CEC 26 DEC21 4.965 ٧ DEC25 4.976 ٧ 4.968 ٧ CECZ9 DEC24 4.966 ٧ 4.983 DEC28 ٧ 4.973 ٧ CEC32 CEC27 4.961 ٧ 4.976 DEC31 4.980 ٧ CEC35 CEC30 ٧ 4.980 DEC34 4.988 ٧ 4.980 LEC33 4.990 DEC38 ٧ 4.993 DEC37 ٧ 4.985 MOUT 41 4.980 DEC36 ٧ 4.473 MOUT 40 4.980 MOUT44 DEC39 ٧ 4.985 MOUT43 4.983 4.983 MOUT47 MOUT42 4.980 ٧ MOUT 45 4.978 4.983 ٧ DEC25 MOUT45 4.971 ٧ DEC15 4.961 ٧ 4.966 ٧ CEC5B DECOB 4.985 ٧ DEC45 4.983 ٧ 4.985 ٧ CECBB DEC36 4.980 ٧ DEC78 4.990 ٧ ٧ 4.953 CEC118 DEC68 4.988 DEC10B 4.985 ٧ 4.968 DEC148 DEC98 4.980 DEC13B 4.980 4.973 DEC17B DEC128 4.983 ٧ DEC16B 4.985 ٧ 4.983 ٧ DEC2CB 4.985 DEC158 ٧ DEC19B 4.988 4.983 ٧ DEC188 CEC23B 4.963 ٧ DEC22B 4.988 V 4.980 DEC26B - DEC218 4.985 ٧ DEC25E ٧ 4.971 4.966 CEC29B DEC24B 4.961 ٧ DECSEB 4.985 ٧ 4.963 DEC328 DEC278 4.966 ٧ DEC31B ٧ 4.985 4.960 V CEC35B 4.985 ٧ DEC308 DEC34B ٧ 4.988 4.900 DEC38B DEC33B 4.993 V DEC378 4.985 V 4.988 ٧ **0UT418** DEC36B 4.988 ٧ OUT40B 4.955 4.980 ٧ ٧ 4.988 QUT44B DEC39B ٧ OUT43B 4.988 4.985 V OUT47B **QUT42B** 4.985 V **0UT46B** 4.985 V

OUT458

		•	vil = 0.000V.	To = -4.000	m A •
	5-56Ve	vih = 3.000V	vil = 0.0000	,	5.242 V
VOH params: V	C V minimum/	5.500 V me	5.242 V	<b>C</b> 2	5.242 V
Limits: 3.70	5.247 V	Q1	5.245 V	C1B	5.247 V
<b>Q</b> 0	5.218 V	Q08	5.223 V	TOUTA	5.247 V
. 03	5.242 V	Q3E	5.247 V	COUTB	5.237 V
Q2B	5.245 V	STUOT	5.245 V	MMOUT	5.240 V
COUTA	5.245 V	MKCUTB	5.232 V	P1	5.240 V
MKTOUT	5.237 V	PΟ	5.232 V	P4	5.240 V
COUT	5.230 V	P3	5.237 V	P7	5.230 V
P 2	5.242 V	P6	5.240 V	DECS	5.240 V
P 5	5.223 V	DEC1	5.223 V	DEC5	5.227 V
DECO	5.235 V	DEC4	5.223 V	CEC8	5.250 V
DEC3	5.242 V	DEC7	5.237 V	CEC11	5.247 V
DEC6	5.227 V	DEC10	5.188 V	DEC14	5.237 V
DEC9	5.245 V	DEC13	5.237 V	DEC17	5.235 V
DEC12	5.240 V	DEC16	5.237 V	CECSG	5.235 V
DEC15	5.242 V	DEC19	5.235 V	CEC23	5.232 V
DEC18	5.237 V	DEC 22	5.225 V	DEC26	5.232 V
DEC21	5.225 V	DEC 25	5.225 V	DEC29	5.240 V
DEC24	5.232 V	DEC28	5.22C V	CEC32	5.232 V
DEC27	5.245 V	DEC31	5.240 V	CEC35	5.245 V
DEC30	5.245 V	DEC34	5.250 V	CEC38	5.250 V
DEC33	5.242 V	DEC37	5.237 V	POUT41	5.237 V
DEC36	5.232 V	MOUT 40	5.240 V	MCUT44	5.240 V
DEC39	5.242 V	MOUT 43	5.240 V	MOUT47	5.232 V
MOUT42	5.240 V	MOUT 46	5.227 V	CEC28	5.215 V
MOUT45	5.223 V	DEC19	5.245 V	DECSE	5.240 V
DECOB	5.242 V	DEC48	5.240 V	DEC86	5.250 V
DEC3B	5.218 V	DEC75	5.247 V	CEC118	5.245 V
DEC68	5.225 V	DEC106	5.240 V	CEC14B	5.240 V
DEC98	5.232 V	DEC13B	5.242 V	CEC17B	5.242 V
DEC128	5.242 V	DEC16B	5.245 V	CECZCB	5.245 V
DEC15B	5.240 V	DEC198	. 5.223 V	CEC238	5.247 V
CEC188	5.240 V	DEC22B	5.245 V	CEC26B	5.230 V
CEC218	5.223 V	DEC 258	5.218 V	CEC298	5.245 V
DEC248	5.223 V	DEC 288	5.22C V	CEC328	5.242 V
DEC27B	5.223 V	DEC318	5.242 V	CEC358	5.242 ·
DEC30B	5.225 V	DEC348		CEC38B	5.242 V
DEC33B		DEC378	) • C / C ·	OUT418	5.242 V
DEC30B	5.245 V 5.245 V	0UT408	) • £ = 2 ·	CUT44B	5.237 V 5.245 V
DEC39B		OUT 438	5.247 V	CUT478	5.243
OUT42B	5.245 V 5.242 V	0UT462	5.245 V	-	
OUT45B	2.646 4	-			

JPL Beta-12 A128C FPGA

22-JUN-1992 12:12:46.67 Catecode: 9143

Source file: Beta12.0:H44

Post 500 hrs

VOL params: Vcc = 4.50V, Vih = 3.000V, Vil = C.000V, Io = 400.OrV maximum. 6.COOmA. 60 137.0mv **21 C3** 134.5mV 137.0mv 02 20E 134.5mV CZB 137.CmV 137.0mv C18 238 COUTA 139.4mv 139.4mV 141.9mv TOUTA TOUTE MKTOUT 141.9mv 139.4mV 139.4mv COUTE MKOUTE 139.4mV COUT 130.4mV 139.4mV MMOUT PO \_ P2 139.4mv 134.5mV 134.5mV P1 P3 P 5 137.0mV 147.2mV 137. Umv P4 P6 DECO 134.5mV 137.0mv 137. Umv P7 DEC1 DEC3 134.5mv 139.4mV 134.5mV CEC 2 DEC4 DEC6 137.0mv 139.4mV 137.0mv DEC 5 DEC7 DEC9 141.9mV 135.4mV 134.5mv CEC8 DEC10 159.0mv DEC12 134.5mV 137. Umv DEC11 DEC15 DEC15 137.0mv 159.0mV 139.4mv CEC14 DEC15 DEC18 141.9mv 134.5mV 137.0mv CEC17 DEC19 134.5mv \_ DEC21 134.5mV 134.5mV DEC20 DEC22 DEC24 137. Dm V 134.5mV 132.1mv CEC23 DEC25 DEC27 137.0mv 137.CmV 134.5mv 05026 DEC28 DEC30 134.5mv 134.5mV 141.9mv DEC29 DEC31 132.1mv DEC33 134.5mV 139.4mV DEC32 DEC34 DEC36 137.0mv 134.5mV 139.4mV DEC35 DEC37 139.4mv DEC39 139.4mV 141.5mv CEC38 MOLT40 MOUT42 137.0mv 137.Cm V 139.4mV MOUT41 MOUT43 MOUT45 139.4mv 141.9mV 134.5mv MOUT44 MOUT46 137.0mv - DECOS 137.CmV 134.5mv MOUT47 DEC38 DEC18 141.9mV 139.4mV 134.5mV DEC28 DEC48 DEC68 134.5mv 139.4mV 134.5mV DEC58 DEC7E 134.5mV DEC98 137.0mV 137. Um V CECSB DEC1Ca DEC128 137.0mv 137.Cmv 139.4mV DEC11B DEC13a 139.4mV -CEC15: 139.4mV 137. Gm V CEC14B DEC168 DEC188 139.4mv 139.4mV 137.0mv DEC17B DEC 195 DEC216 134.5mv 137.0mv 134.5mV DECZGB DEC225 DEC248 137.0mv 154.1mV 134.5mV CEC23B DEC25a - DEC275 139.4mv 137.Cmv 134.5mV CEC26B DECESE 137.CmV - DEC3CH 137.0mv CEC298 134.5mV DEC318 134.5mV DEC335 137.UmV 134.5mV DEC32B DEC345 DEC368 137.0mv 137.0mV 139.484 DEC358 DEC376 DEC398 141.9mV 134.5mV 141.9#V EEC38B CUT4G3 141.9mv 0UT423 137.0mV 144.3mV CUT418 0UT438 134.5mV OUT45B 137.CmV 137.Umv CUT44B 0UT466 139.4mV 139.4mv CUT478 137.0mv

Temp:

Page:

25 Ser #: 3

3

```
VCL params: Vcc = 4.75V, Vih = 3.000V, Vil = C.000V, Io =
~ Limits:
            C.OOC V minimum,
                                                                     6.COOmA.
                                400.0mV maximum.
  CO
                  132.1mv
                               21
  Q3
                                               132.1mV
                  134.5mV
                                                             C 2
                               20B
 Q28
                                                                            132.1mv
                                               134.5mV
                 132.1mV
                                                             C1B
                               Q33
                                                                            134.5mv
 COUTA
                                               137.0mv
                 137.0mv
                                                             TOUTA
                               TOUTS
                                                                            134.5mV
 MKTOUT
                                               134.5mv
                 134.5mv
                                                            COUTE
                               MKOUTS
                                                                            134.5mv
 COUT
                                               134.5mV
                 137. Um v
                                                            TUOMM
                               PO
                                                                            134.5mV
 P 2
                                               129.6mV
                 132.1mv
                                                            P1
                               P3
                                                                            132.1mv
 P 5
                                               144.3mV
                 132.1mv
                                                            P4
                               P6
                                                                            129.6mv
CECO
                                               134.5mV
                                                            P7
                 132.1mv
                               DEC1
                                                                            129.6mV
                                               137.0mv
                                                            DEC2
                                                                            132.1mv
```

0=67	475 4				
DEC3	132.1mV	DEC4	134.5mV	DEC 5	137.0mV
DEC6	132.1mV	DEC7	134.5mV	SEC8	154.1mV
DEC9	129.6mV	DEC10	129.6mV	CEC11	129.6mV
DEC12	132.1mV	DEC13	154.1mV	DEC14	137.0mV
_ DEC15	139.4mv	DEC16	132.1mV	CEC17	132.1mV
D	134.5mv	DEC19	129.cmV	DEC20	132.1mV
DEC21	129.6mV	DEC22	129.6mV	05023	132.1mV
DEC 24	127.2mV	DEC 25	132.1mV	DEC 26	132.1mV
DEC27	132.1mv	DEC28	132.1mV	DEC 29	
DEC30	139.4mv	DEC31	129.6mV	DEC 32	127.2mV
DEC33	134.5mV	DEC34	132.1mV	DEC 35	134.5mV
DEC36	134.5mV	DEC37	134.5mV		137.0mV
DEC39	134.5mV	MOUT 40	132.1mV	CEC38	132.1mV
_ MOUT42	134.5mv	MOUT43	137.CmV	MOUT41	134.5mV
MOUT45	129.6mv	MOUT46	134.5mV	MOUT44	132.1mV
DECOB	129.cmV	DEC1E		MOUT 47	137.0mV
DEC3B	134.5mV	DEC46	132.1mV	DEC2B	132.1mV
DEC68	129.6mV	DEC73	134.5mV	DEC58	129.6mV
DEC98	132.1mV	050106	132.1mV	DEC88	134.5mV
DEC128	134.5mV		132.1mV	DEC118	132.1mV
DEC158	134.5mV	DEC138	134.5mV	DEC145	134.5mV
DEC188	129.6mV	DEC168	134.5mV	CEC17B	132.1mV
DEC218		DEC198	132.1mV	CECSCB	132.1mV
DEC248	129.6mV	DEC 22B	149.2mV	CEC238	137.OmV
DEC278	129.6mV	DEC253	132.1mV	DEC26B	132.1mV
DEC308	127.6mV	DEC28E	132.1mV	DEC29B	129.6mV
	129.6mV	DEC316	129.6mV	DEC328	132.1mV
DEC336	134.5mV	DEC34B	132.1mV	DEC358	137.OmV
DEC36B	134.5mV	DEC376	139.4mV	DEC38B	137.OmV
DEC39B	132.1mV	0UT40B	132.1mV	OUT41B	132.1mV
OUT42B	139.4mV	OUT 433	134.5mV	CUT44B	134.5mV
OUT 458	134.5mV	0UT46B	134.5mV	CUT478	132.1mV

VOL params: Vcc = 5.000v, Vih = 3.000v, Vil = 0.000v, Io = 6.000mA. 0.000 V minimum/ 400.0mV maximum. £1 Q 0 129.6mV 127.2mV C 2 127.2mV Q3 129.6mV 40a 129.6mV Q18 132.1mV CZB 129.6mV Q38 134.5mV TOUTA 132.1mV QOUTA 132.1mv TOUT5 129.6mV COUTE 132.1mv MKTOUT 132.1mV MKOUTE 132.1mV TUOPM 132.1mV COUT 132.1mV PO 127.2mV P1 129.6mV - P2 127.2mv P3 141.9mV Ρ4 124.8mV P 5 127.2mv P 6 129.cmV P7 124.8mV CECO 127.2mv DEC1 132.1mV DECZ 129.6mV DEC3 127.2mV DEC4 129.6mV CEC 5 132.1mV DECO 127.2mV DEC7 132.1mV DEC8 151.7mV DEC9 124.8mV DEC10 124.8mV DEC11 127.2mv DEC12 127.2mV 149.2mV DEC13 DEC14 132.1mV DEC15 134.5mV DEC16 127.2mV DEC17 127.2mV DEC18 129.6mV DEC19 124.8mV DEC 20 127.2mV - DEC21 127.2mV DEC 22 127.2mV DEC23 127.2mV DEC24 124.8mV DEC25 129.6mV DEC26 127.2mV DEC27 127.2mV DEC28 127.2mV CEC29 124.8mV DEC30 134.5mV DEC31 127.2mV DEC32 129.6mV DEC33 132.1mV DEC34 127.2mV DEC35 132.1mv DEC36 132.1mv DEC37 129.6mV CEC38 127.2mV DEC39 132.1mV MOUT 40 127.2mV MOUT41 129.6mV MOUT42 129.6mV MOUT 43 132.1mV MOUT 44 127.2mV MOUT 45 127.2mV MOUT46 129.6mV MOUT 47 132.1mV DECOB 124.8mV DEC18 127.2mV DEC28 124.8mV

	472 4-V	DEC48	129.6mV	DEC58	127.2mV
DEC3B	132.1mV	DEC78	129.6mV	CEC8B	129.6mV
DEC68	124.8mV	DEC10B	129.6mV	DEC11B	129.6mV
DEC9B	129.6mV	DEC138	129.6mV	DEC148	129.6mV
DEC12B	129.5mV	DEC168	129.6mV	DEC17B	127.2mV
DEC15B	129.6mV	DEC19B	127.2mV	DEC20B	129.6mV
DEC186	127.2mV		146.8mV	CEC23B	132.1mV
DEC21B	124.8mV	DEC22B	129.6mV	DEC26B	129.6mV
DEC24B	127.2mV	DEC25B	127.2mV	DEC 29B	127.2mV
DEC27B	127.2mV	DEC286	124.8mV	DEC328	129.6mV
DEC308	124.8mV	DEC318	127.2mV	DEC 35B	134.5mV
DEC33B	129.6mV	DEC348	134.5mV	DEC38B	134.5mV
DEC36B	132.1mV	DEC37B	129.6mV	OUT41B	127.2mV
DEC398	127 <sub>-</sub> 2mV	OUT40B	129.6mV	CUT 44B	129.6mV
OUT428	134.5mV	OUT 438	129.6mV	OUT478	127.2mV
OUT458	129.6mV	OUT 468	127. CM V	001410	
		7 00	0v. vil = 0.00	nv. To = 6.	COOm A .
VOL para	ims: Vcc = 5.25V/	vih = 3.00			
Limits:	O.000 V minimum	1, 400.0FV	maximum. 124.8mV	<b>Q</b> 2	124.8mV
<b>Q O</b>	124.6mV	<b>21</b>	124.8mV	31B	127.2mV
<b>Q</b> 3	127.2mV	Q0B	129.6mV	TOUTA	127.2m∀
Q28	124.8mV	Q3B	127.2mV	COUTE	129.6mV
QOUTA	129.6mV	TOUTE	127.2mV	MMOUT	127.2mV
MKTOUT	127.2mV	MKOUTB	124.8mV	P1	124.8mV
COUT	127.2mV	P 0	137.CmV	P4	122.3mV
P 2	124.êmV	P3	124.8mV	P7	124.8mV
P 5	124.8mV	P6	129.6mV	DEC 2	127.2mV
DECO	124.8mV	DEC1	124.8mV	CEC5	129.6mV
DEC3	124.8mV	DEC4	127.2mV	CEC8	146.8mV
DEC6	124.8mV	DEC7	119.9mV	DEC11	122.3mV
DEC9	122.3mV	DEC10		DEC14	129.6mV
DEC12	124.8mV	DEC13	144.3mV	CEC17	122.3mV
DEC15	132.1mV	DEC16	124.8mV	DEC 20	124.8mV
DEC18	124.8mV	DEC19	122.3mV	CEC23	124.8mV
DEC21	124.8mV	DEC22	124.8mV	DEC 5 9	124.8mV
DEC24	119.9mV	DEC 25	124.8mV	CEC29	122.3mV
		55638	199 3mV	LEL <b>E 7</b>	. = = =

VOL params Limits: O	: Vcc = 5.50V/ .000 V minimum	Vih = 3.00	)0V, Vil = 0.000V maximum.	. Io = 6.000	m A .
90	122.3mV	21			433 7 1/2
_ 43	122.3mV		119.9mV	Ç 2	122.3mV
- <b>C</b> 2B		Q06	124.8mV	Q1B	124.8mV
	119.9mV	Q3E	124.0mV	TOUTA	124.8mV
COUTA	127.2mV	TOUTB	124.8mV	COUTB	124.8mV
MKTOUT	124.8mV	MKOUTE	124.3mV	MMOUT	124.8mV
COUT	124.8mV	PO	119.9mV	P1	124.8mV
P 2	119.9mV	P3	134.5mV	P 4	119.9mV
P5	122.3mV	Pó	122.3mV	P7	119.9mv
CECO	122.3mV	DEC1	127.2mV	DEC 2	122.3mV
DEC3	119.9mV	QEC4	124.8mV	CEC5	127.2mV
_ DEC6	122.3mV	DEC7	124.8mV	DEC8	144.3mV
DEC9	119.9mV	DEC10	119.9mV	DEC11	119.9mV
DEC12	122.3mV	DEC13	144.3mV	DEC14	127.2mV
DEC15	127.2mV	DEC16	119.9mV	DEC17	119.9mV
DEC18	122.3mV	DEC19	117.4mV	DEC20	119.9mV
DEC21	119.9mV	DEC22	119.9mV	DEC23	
DEC24	117.4mV	DEC25	122.3mV		122.3mV
DEC27	122.3mV	DEC28	119.9mV	DEC26	122.3mV
DEC30	127.2mV	DEC31		DEC 29	119.9mV
_ DEC33	124.8mV		119.9mV	DEC32	122.3mv
DEC36		DEC34	119.9mV	DEC35	124.8mV
DEC39	124.8mV	DEC37	124.8mV	DEC38	122.3mV
	124.8mV	MOUT 40	122.3mV	MOUT41	124.8mV
MOUT42	124.6mV	MOUT43	124.8mV	MOUT44	122.3mV
MOUT45	122.3mV	MOUT46	124.8mV	MOUT47	124.8mV
DECOB	119.9mV	DEC18	122.3mV	DEC28	122.3mV
DEC38	124.8mV	DEC48	122.3mV	DECSB *	119.9mV
DEC6B	115.9mV	DEC7E	122.3mV	DEC8B	124.8mV
DEC9B	124.8mV	DEC108	122.3mV	DEC118	122.3mV
- DEC128	122.3mV	DEC138	124.EmV	DEC148	122.3mV
DEC158	122.3mV	DEC168	124.8mV	DEC17B	119.9mV
DEC188	119.9mV	DEC196	119.9mV	CEC20B	119.9mV
DEC21B	119.9mV	DEC22B	139.4mV	DEC23B	124.8mV
DEC246	119.9mV	DEC258	122.3mV	CEC26B	122.3mV
DEC278	119.9mV	DEC288	122.3mV	CEC29B	119.9mV
DEC308	119.9mV	DEC318	119.9mV	DEC32B	
DEC338	124.8mV	DEC348	122.3mV		122.3mV
DEC368	124.8mV			CEC358	127.2mV
		DEC378	127.2mV	CEC38B	127.2mV
DEC398	119.9mV	001405	124.2mV	CUT41B	119.9mV
- OUT428	129.6mV	OUT436	124.6mV	CUT44B	122.3mV
OUT 45B	122.3mV	OUT465	122.3mV	CUT478	122.3mV
ish narams:	Vcc = 4.50V,	Ines/ SCV.	Auto - OBEN		
isb	700 - 4.5077	1112-4-7047	C.000 146.7u	25.00m 13	pass
	Vcc = 4.75V,	Ins=4.75V,	Outs = OPEN.		
isb			0.000 160.0u	25.00m 13	pass
isb parame:	Vcc = 5.CCV,	Ins=5 OFV.	Oute = OPEN		
isb		1113-7.UCT/	0.000 19C.Qu	25.00m 13	pass
•		,			2000
isb params:	Vcc = 5.25V,	Ins=5.25V,	Cuts = OPEN.		
isb		· - ·	0.000 230.00	25.00m 13	pass
			2222	->600m (J	ha 2 2
isb params:	Vcc = 5.5CV,	Ins=5-50V-	Outs = OPFN		
isb		/ / / /	0.000 240.00	25 00- 49	
- <del></del>			0.000 640.00	25.00m 13	pass

Temp: 25 Ser #: 3 A128C FPGA JPL Beta-12 Datecode: 9143 Page: 4 22-JUN-1992 12:13:08.44 Source file: Beta12.C:H44 Post 500 hrs iil params: Vcc = 4.50V, Vin = 0.00VLimits: -10.000uA minimum/ 10.000uA maximum. -0.061nA NRESET C.061nA CLKS -C.183nA CLKA CMPSEL 0.000 A -C.061nA 0.000 A SEL NLOAD 0.000 A TSE 0.061nA -0.18inA PAB ESEL 0.000 A EAO G.000 A 0.000 A MKTINB MKTINA -0.061nA 0.03C A EA3 EA2 -0.051nA ĒA1 -0.061nA 0.2 **L**1 -0.122nA -0.061n4 QO -0.061nA C18 -0.183nA €0£ 0.C61nA **C3** G.00C A Q3E -0.061nA 028 iil params: Vcc = 4.75V, Vin = 0.00VLimits: -10.000u# mirimum, 10.000uA maximum. 0.061nA 0.061n4 NRESET CLKB A 503.0 CLKA 0.000 A 0.00C A CMPSEL SEL -0.122nA NLOAD -0.061nA 0.000 A TSE PAE -0.061nA ESEL -0.061nA EAC 0.183nA MKTINB -0.061nA MKTINA -0.122nA EA3 C.00C A EAZ 0.000 A EA1 -0.061nA C 2 -0.061nA Q1 -0.183nA 00 -0.061nA -0.122nA C1B 205 -0.122nA €3 -C.061nA 638 0.000 4 **Q28** ill params: Vcc = 5.00V, Vin = 0.00V Limits: -10.000uA mirimum, 10.000uA maximum. 0.000 A NRESET 0.061nA 0.061nA CLKE CLKA -0.122nA CMPSEL -C.U61nA SEL 0.000 A NLOAD -0.122nA TSE 0.061nA PAB 0.122nA ESEL -0.122nA 0.00C A EAO 0.000 A MKTINB MKTINA -0.305nA EA3 C.00C A -G.122nA EA2 EA1 -0.183nA C 2 -G.366nA 0.COO A **C1** 00 0.000 A 0.00C A Q18 -0.122nA 208 **C** 3 -C.122nA -0.122n4 ್ಫ35 Q28 iil params: Vcc = 5.25V, Vin = 0.00V Limits: -10.000uA minimum, 10.000uA maximum. 0.000 A NRESET CLKE G.00C A -i.Lo1nA CLKA 0.000 A CMPSEL 0.000 A SEL -0.061nA NLOAD 0.000 A TSE 0.061nA PAS -0.122n4 ESEL -0.061nA E 4 0 0.00C A MKTINS 0.000 A MKTINA 0.000 A EA3 -0.0o1nA 0.600 A EAZ EA1 -0.183nA C 2 -C.061nA Q1 ÇŨ -0.061nA 0.000 A C1E -0.122nA 0.183nA 006 Q 3 C.000 A 0.000 A 235 **C28** iil params: Vcc = 5.5CV, Vin = 0.00V Limits: -10.000uA minimum, 10.000uA maximum. -0.061nA NRESET -0.122nA CLK3 0.061nA CLKA 0.000 A CMPSEL -0.122nA -0.305nA SEL NLOAD -0.122nA TSE 0.00C A 0.000 A PAB ESEL 0.000 A EAO G.061nA MKTINB -0.122nA MKTINA 0.000 A 0.000 A EA3 EA2 -0.122nA EA1 -0.061nA 02 0.061nA 11 -0.122nA Q0 C1B -0.122nA -C.183nA 0.COO A 203 € 3 -G.061nA Q38 0.000 A Q2B

JPL Beta-12 A128C FPGA 22-JUN-1992 12:13:27.56 Temp: 25 Ser #: 3 Catecode: 9143 Fage: Source file: Beta12.0:H44 Post 500 hrs iih params: Vcc = 4.5CV, Vin = 4.50V Limits: -10.000uA minimum, 10.000uA maximum. CLKA 0.305nA CLKS 0.122nA NRESET NLOAD 0.183nA 0.061nA SEL 0.153nA CMPSEL ESEL 0.183nA 0.261nA PAB 0.244nA TSE MKTINA 0.000 A 0.122n4 MKTINS C. 061nA EAO EA1 0.488nA 0.000 A EA2 0.244nA EA3 €0 -0.061nA G. 244nA €1 C. 193nA Ç 2 **Q3** 0.244nA 0.000 A SDE C.427nA C1 6 626 0.000 A 0.183nA **Q38** 0.244nA iih params: Vcc = 4.75V, Vin = 4.75VLimits: -10.000uA minimum, 10.000uA maximum. CLKA U-244nA CLKE 0.00C A NRESET NLOAD 0.061nA 0.244nA SEL C. USINA CMPSEL ESEL 0.000 A 0.C00 A PAE U.183nA TSE MKTINA 0.244nA 0.061nA MKTINE C. 051nA EAG EA1 0.305nA 0. C 61 nA EAZ 6.061nA EA3 0 0.061nA 0.305n4 31 C.244nA €2 **C3** 0.244nA 0.061nA Q D E 0.244nA C13 C28 -0.061nA 0.000 A .3 t 0.122nA iih params: Vcc = 5.CCV, Vin = 5.00V Limits: -10.000uA mirimum, 10.000uA maximum. CLKA U.427nA CLKB C. 122nA NRESET NLOAD 0.000 A 0.122nA SEL -0.122nA CMPSEL 0.061nA ESEL 0.122nA FAB C-244nA TSE 0.061nA MKTINA 0.001nA MKTINS C.000 A E40 EA1 0.366nA G.CGO A EA2 -C.061nA EA3 QÜ 0-000 A 0.183nA **Q1** C. 244nA **C2** €3 0.244nA 0.122n4 20E 0.36cn4 018 £28 0.000 A 0.001na €35 C.122n4 iin params: vcc = 5.25V, Vin = 5.25V Limits: -13.000uA mirimum, 10.000uA maximum. CLKA 0.547nA CLKE C.00C A NRESET 0.000 A NLOAD 0.001na SEL 0.000 A CMPSEL ĒSĒL -0.061nA 0.244nA PAB 0.122nA TSE 0.305nA MKTINA 0.122nA MKTINE C.36anA EAG EA1 0.305nA C. C61nA EA2 0.00C A EA3 Ûΰ 0.122nA 0.122n4 21 C.488nA C2 23 0.305nA 0.051nA 40E O. 610nA C18 0.122nA Q28 O.Céina €38 0.183n4 iih params: Vcc = 5.5CV, Vin = 5.50V Limits: -10.000uA minimum, 10.000uA maximum. CLKA 0.48anA CLKS C.061nA NRESET NLOAD 0.000 A 0.183nA SEL 0.183nA CMPSEL 0.061nA ESEL 0.183nA PAS 0.122nA TSE MKTINA 0.061nA 0.061nA MKTINB C.366nA EAO ĒA1 0.244nA 0.122nA EA2 0.061nA EA3 0.000 A 20 ũ. 244nA 01 0.305nA Q2 **43** 0.366nA 0.183n4 30E G.305nA C1B Q28 -0.061nA O.CólnA Q3E 0.244nA

Source file: Beta12.0:H44
Post 500 hrs

Source file Post 500 hr	: Beta12.0:M44 s				
iozl params	: Vcc = 4.50V/	Vin = C.00'	V 		
limits: -10	"OCOMY WILLIAM	, 10.0000	0.000 A	Ç 2	0.000 A
60	0.000 A	Q I		C18	0.000 A
Q3	0.COO A	<b>©</b> 08	C.00C A	TOUTA	0.000 A
Ç2B	O.CCU A	Q36	-0.61CnA	SOUTE	0.000 A
	0.000 A	TOUTB	0.000 A		0.000 A
QOUTA	1.529nA	MKCUTE	-U.61CnA	MMOUT	1.829nA
MKTOUT	0.COO A	PO	0.61CnA	P1	0.000 A
COUT	0.000 A	P3	2.439nA	P4	0.000 A
, P2	0.000 A	P6	0.000 A	P7	
P 5	0.000 A	CEC1	-0.610nA	DECS	0.000 A
DECO	0.000 A	DEC 4	C.000 A	DEC5	0.000 A
DEC3	-1.22CnA	0507	0.00C A	CECB	0.000 A
DECÓ	0.000 A	JEC15	C.00C A	DEC11	-0.610nA
DEC9	0.000 A	DEC13	0.00C A	DEC14	0.000 A
DEC12	0.c10nA	DEC16	1.829nA	DEC17	-0.610nA
DEC15	0.000	DEC19	C.000 A	DECSC	0.000 A
DEC18	1.629nA	DEC 22	0.000 A	DEC23	0.000 A
DEC21		DEC 25	G.00C A	DEC26	0.000 A
DEC24	0.000 A	DEC25	C.61CnA	05029	0.000 A
DEC27	0.600 A 0.610nA	DEC31	A COO.O	DEC32	0.000 A
DEC 30		DEC34	A 000.0	DEC35	1.829nA
DEC33	0.CO0 A	DEC37	C.000 A	DEC38	0.000 A
DEC36	1.829nA	MOLT40	G.000 A	MOUT41	0.000 A 0.000 A
DEC39	0.000 A	MOUT 43	0.00C A	MOUT 44	-0.610nA
MOUT42	1.829n4	MOUT40	C.000 A	MOUT47	0.00 A
MOUT45	0.CJG A 0.COG A	DEC18	C.000 A	CECZB	
DECOB		DEC46	C.000 A	CEC58	0.000 A
DEC38	0.COC A	DEC75	-G.610nA	EEC9B	0.000 A
DEC6B	0.000 A	DEC105	- 0.00C A	CEC11B	0.000 A
DEC9B	-0.610nA	DEC138	0.00C A	CEC14B	0.610nA
DEC126	-0.610nA	DEC1 of	C.00C A	CEC178	0.000 A
<i>EEC</i> 158	-0.610nA	DEC199	C.000 A	EEC508	0.000 A
CEC18B	0.000 A	DEC 228	C.00G A	CEC23B	0.000 A
DEC218	1.629nA	DEC252	0.000 A	CEC26B	-0.610nA
CEC248	-0.610nA	DEC2#8	C.000 A	050293	-0.610nA
CEC27B	0.COO A	DEC318	C.00G A	DEC32B	0.000 A
GEC3G8	0.000 A	DEC348	0.00C A	CEC358	0.610nA
DEC33B	0.COC A	DEC378	0.000 A	DEC38B	0.000 A
DEC308	0.610nA	OUT 403	1.829nA	CUT41B	1.829nA
DEC398	0.000 A	OUT 435	0.000 A	CUT44B	0.000 A
OUT42B	0.000 A	00145E	0.000 A	CUT 47B	0.000 A
OUT458	0.000 A	001405	<b>0.</b> 000		
Limits: 7 QO Q3 Q2B QOUTA MKTOUT COUT	ms: Vcc = 4.75 10.000uA minim -0.610nA 0.000 A 0.000 A 1.829nA 0.000 A 0.000 A	V/ Vin = C. num/ 10.000 Q1 Q05 Q36 T0UT6 MKOUTE P0 P3	C.000 A C.000 A O.000 A O.000 A C.000 A C.000 A	G2 G1B TOUTA COUTB PMOUT P1 P4	0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 1.829nA 0.000 A
P 2		P6	0.000 A	P7	
P 5	0.000 A	DEC1	0.000 A	DECS	0.000 A
DECO	0.000 A				

DEC3 DEC6 DEC72 DEC15 DEC15 DEC15 DEC24 DEC24 DEC230 DEC33 DEC330 DEC36 DEC36 DEC36 DEC218 DEC24 DEC27 DEC38 DEC24 DEC27 DEC333 DEC24 DEC24 DEC27 DEC333 DEC24 DEC24 DEC336 DEC24 DEC24 DEC336 DEC24 DEC336 DEC24 DEC336 DEC34 DEC24 DEC336 DEC34 DEC24 DEC336 DEC34 DEC	0.000 A 0.000 A	DEC13 DEC13 DEC13 DEC13 DEC13 DEC13 DEC22 DEC23 DEC23 DEC23 DEC23 DEC23 MOUUT18 DEC233370 DEC233370 DECC33370 DECC33370 DECC33370 DECC33370 DECC33370 DECC33370	G.000 A G.000 A	DEC 11	0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.010nA
	0.000 A  S: Vcc = 5.00V.  0.000 A minimul -1.220nA  0.000 A  1.829nA  0.000 A  1.829nA  0.000 A  1.829nA  0.000 A  1.220nA  0.000 A		C.000 A  COV  UA maximum.  C.000 A	QUT 478  Q2 Q18 TOUTB MMOUT P1 P7 CECS DEC11 DEC120 DEC236 DEC235 DEC235 DEC35 MOUT 41 MOUT 44 MOUT 44 MOUT 48	0.000 A 0.000 A

_	DEC3B DEC6B DEC9B DEC12B DEC15B DEC21B DEC24B DEC24B DEC27B DEC30B DEC33B DEC33B DEC35B DEC35B DEC35B DEC35B	0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 1.229 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A	DEC48 DEC78 DEC108 DEC138 DEC168 DEC148 DEC226 DEC258 DEC258 DEC258 DEC348 DEC348 DEC348 DEC348 DEC348 DEC348	0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A	DEC5B DEC8B DEC11B DEC14B CEC17B CEC20B DEC23E DEC23E CEC26B CEC29E CEC32B DEC35B CEC35B CEC35B CEC34B CEC34B CEC35B CEC37B CEC3	0.000 A -1.220nA 0.000 A 0.610nA 0.610nA 0.610nA 0.000 A -0.610nA 0.000 A 0.610nA 0.000 A 0.610nA 0.000 A
	iozl params:	Vcc = 5.25V,	Vin = C.GCV			
	Limits: -10.0	COuA mirimum.	, 10.000uA ma		<b>C</b> 2	0.000 A
	Q0	-0.610nA 0.000 A	21 405	0.000 A 0.610nA	Q18	0.000 A
	Q3 Q2B	0.000 A	238	0.000 A	TOUTA	0.000 A
	COUTA	0.000 A	TOUTE	C.00C A	COUTE	0.000 A
	MKTOUT	1.829nA	MKOUTE	G.000 A	MMOUT	0.000 A
	COUT	A 000.0	P3	0.00C A 1.829nA	P1 P4	1.829nA 0.000 A
	P2 P5	4 000.0 4 003.0	P3 P6	C.00C A	P7	0.000 A
	DECO	4 600.0	DEC1	0.000 A	DEC 2	0.000 A
	DEC3	0.000 A	DEC4	0.000 A	DEC 5	0.000 A
	DECó	C.COO A	DEC7	0.00C A	DEC8	0.000 A -0.610nA
	DEC9	A 000.0	DEC10 DEC13	A 000.0	DEC11 DEC14	0.000 A
-	DEC12 DEC15	0.00C A 0.00C A	DEC15	1.220nA	DEC17	-0.610nA
	DEC18	0.000 A	DEC19	C.00C A	C EC 2C	0.000 A
	DEC21	1.629nA	DEC 22	C.000 A	DEC 23	0.000 A
	DEC24	0.000 A	DEC 25	0.000 A	DEC26	0.000 A
	DEC27	0.000 A	DEC 28	C.000 A C.000 A	DEC 29 DEC 32	0.000 A 0.000 A
	06030	0.000 A 0.000 A	DEC31 DEC34	C.610nA	DEC35	1.829nA
	C = C 3 3	1.629nA	DEC37	C.000 A	DEC38	0.000 A
	DEC39	0.000.0	MOUT 40	0.000 A	MOUT41	0.000 A
	MOUT42	1.220nA	MOUT 43	0.c10nA	MOUT44	-0.610nA
	MOUT45	O.CCU A	MOUT 46	C.000 A	MOUT47 Dec28	0.000 A
	DECOB	0.000 4 0.000 A	05 <b>01</b> 3 06 <b>04</b> 9	0.000 A 0.000 A	DEC58	0.000 A
	DEC38 DEC68	0.000 A	DEC75	-0.610nA	DEC3B	0.000 A
	DEC98	A 603.0	DEC105	C.005 4	DEC11B	0.000 A
	DEC128	0.000 A	DEC135	0.000 A	DEC148	1.220na -0.610na
	DEC156	0.CGU A	0EC168	0.00C A	DEC17B CEC20B	0.000 A
	DEC188	-0.61GnA 1.829nA	DEC198 DEC228	0.000 A 0.610nA	DEC23B	0.000 A
•	DEC218 DEC248	0.000 A	DEC258	0.000 A	CEC26B	0.000 A
	DEC278	-0.610nA	DEC28B	0.00C A	DEC 29B	-0.610nA
	DEC308	0.CO0 A	DEC31B	0.61Gn A	DEC328	A 000.0
	DEC33B	0.COD A	DEC348	A 000.0	DEC358 DEC388	0.000 A 0.610nA
	DEC36B	0.000 A	DEC373 JUT403	1.829n4	0UT418	1.829nA
	DEC398 CUT428	0.030 A 0.000 A	0UT438	0.000 A	CUT 44B	0.000 A
	OUT458	0.00.0	OUT469	C.OOG A	CUT478	0.000 A

iozl para	ams: Vcc = 5.5(	) V . Vin = C.	30 <b>v</b>		
40	-10.000uA mirim		uA maximum.		
63	-0.c10nA	<b>21</b>	0.000 A	<b>C</b> 2	0 000 4
- <b>C</b> 2B	0.000 A	€05	0.000 A	Q18	0.000 A
	0.610nA	Q3E	C.000 A	TOUTA	0.000 A
COUTA	0.000 A	TOUTS	O.cluna	COUTE	0.000 A
MKTOUT	1.829n4	MKCUTE	C.00C 4	MMOUT	0.610nA
COUT	0.000 A	PO	0.000 A	P <b>1</b>	0.000 A
P2	C.000 A	ذ ۴	1.829nA		2.439nA
` P.5	0.000 A	P 6	C.000 A	P4	0.000 A
DECO	0.000 A	DEC1	-C.61CnA	P.7	0.000 A
D = C 3	O.CCC A	DEC4		DECZ	0.610nA
_DEC6	-0.610nA	DEC7	A 500.0	DEC 5	0.000 A
DEC9	O.CCS A	DEC10	0.000 A	DEC8	0.000 A
DEC12	0.000 A	DEC13	0.000 A	DEC 11	0.000 A
DEC15	0.000 A	DEC16	0.00C A	CEC14	0.000 A
DEC18	0.CC0 A	DEC19	1.22Gn A	DEC 17	0.000 A
DEC21	2.439nA	05022	0.000 A	CEC 50	0.000 A
DEC24	O.CCC A	DEC 25	C.00C A	DEC23	0.000 A
DEC27	0.000 A	DEC 26	0.000 A	CEC26	-1.220nA
DEC30	0.000 4	DEC 31	C.00C A	DEC 29	0.000 A
_DEC33	0.000 A		C.000 A	DEC32	0.000 A
DEC36	1.220nA	DEC 34	C.51CnA	CEC35	1.829nA
DEC39	0.000 A	DECE7	0.61CnA	CEC38	0.000 A
MOUT42	1.220nA	MOUT 40	-0.610nA	MOUT41	0.000 A
MOUT 45	0.000.0	MOUT 43	A COO.3	MOUT44	0.000 A
DECOB		MOUT46	C.000 A	MOUT47	0.000 A
DEC38	0.000 A	DEC1E	0.000 A	DEC2B	0.000 A
DEC6B	-0.610na	DEC45	0.000 A	DEC58	0.000 A
DEC96	0.000 A	DEC7E	C.OOC A	CEC8e	0.000 A
DEC128	4 000.0	DEC 108	0.000 A	CEC11B	0.610nA
DEC158	0.000 A	DEC13B	C.000 A	DEC14B	0.610nA
CEC18B	-0.610nA	DEC168	0.000 A	CEC17B	0.000 A
DEC218	0.000 A	DEC198	0.000 A	DEC2CB	0.000 A
DEC248	1.829nA	DEC225	C.OOJ A	DEC 23B	0.000 A
CEC278	0.000 4	DEC258	0.000 A	DEC26B	0.000 A
	-0.61CnA	DEC283	C.000 A	CEC298	-0.610nA
DEC30B DEC33a	0.000 A	DEC318	0-000 A	DEC326	
	0.000 A	DEC346	A 300.0	DEC358	0.000 A
DEC30B	0.000 A	DEC376	G.COC A	DEC355	0.000 A
DEC39B	0.000 A	0UT405	1.529nA	CUT418	0.000 A
0UT428	0.000 A	OU1433	C.050 A	OUT 44B	1.220nA
OUT456	0.000 4	OUT468	C.000 A	CUT 478	0.000 A
				201712	11 - 131111 A

Temp: 25 Ser #: 3 Page: 7

Source file: Beta12.C:H44
Post 500 hrs

Post 500 hr	S				
h narams	: Vcc = 4.50V	vin = 4.50V	1		
Limits: -10	).000uA minimu	n, 10.000uA	W D Y T m a m s	6.3	0.610nA
60	0.610nA	୍ଦ୍ରୀ	0.010112	<b>C</b> 2	0.000 A
Q3	0.000 A	© O €	1.22CnA	C1B	0.000 A
Q2B	0.610nA	<b>43</b> £	0.610nA	TOUTA	0.610nA
COUTA	0.000 4	TOUTS	0.610nA	COUTB	0.610nA
	1.529nA	MKCUTE	0.000 A	MMOUT	1.829nA
MKTOUT	0.000 A	PO	0.00C A	P1	0.000 A
COUT	0.c10nA	P3	2.439nA	P4	0.000 A
. P2 . P5	0.610nA	P6	0.610nA	P7	0.000 A
DECO	0.000 A	DEC1	0.00C A	DEC 2	0.610nA
DEC3	0.010nA	DEC4	0.00C A	DEC5	0.000 A
DEC6	-0.610nA	DEC7	C.00C A	DEC8	0.000 A
DEC9	0.610nA	DEC10	0.000 A	DEC11 DEC14	0.000 A
DEC12	0.000 A	DEC13	0.000 A	DEC17	0.000 A
DEC15	0.000 A	DEC16	1.829nA	DEC 20	0.000 A
DEC18	0.000 A	DEC19	0.000 A	DEC 23	0.000 A
DEC21	1.829nA	DECSS	C.000 A	DEC26	0.000 A
DEC24	O.COG A	DEC 25	0.000 A	DEC 29	0.000 A
DEC27	0.000 A	05028	0.000 A	CEC32	0.610nA
CEC30	0.000 A	DEC31	0.610nA	DEC35	2.439nA
DEC33	0.COO A	DEC34	0.610nA	DEC 38	0.000 A
DEC36	2.439nA	DEC 37	0.510nA	MOUT 41	0.610nA
DEC39	G.000 A	MOLT40	0.00C A	MOUT 44	0.000 A
MOUT42	1.220nA	MOUT 43	0.610nA	POUT47	0.000 A
MOUT45	0.000 4	MOUT46	0.00C A	CEC2B	0.000 A
DECOB	0.COO A	DEC18	0.610nA	DEC58	0.000 A
DEC38	0.COO A	DEC45	0.00C A	DECSE	0.000 A
DEC6B	0.GOO A	DEC7B	0.000 A	CEC11B	0.000 A
DEC98	0.610nA	DEC10B	0.00C A	CEC148	0.610nA
DEC12B	-0.610nÁ	DEC13B	C.000 A	CEC178	0.000 A
CEC15B	0.000 A	DEC168	G.000 A	DECSOB	0.000 A
DEC18B	O.COO A	DEC198	0.000 A	CEC23B	0.610nA
DEC21B	1.829nA	DEC228	0.00C A	DEC 26B	0.000 A
DEC248	-0.610nA	DEC258	-0.610nA	DEC298	-0.610nA
DEC278	0.000 A	DEC286	1.22CnA		0.610nA
DEC30B	0.000 A	DEC318	C.00G A	CEC328	0.610nA
DEC33B	0.000 A	DEC348	0.000 A	DEC358	0.610nA
DEC368	0.000 A	DEC37B	0.00C A	DEC388	2.439nA
DEC398	0.000 A	OUT 4 G 5	1.829nA	OUT 418	0.000 A
001428	0.610nA	CUT 436	0.000 A	OUT 44B	0.000 A
00142B	0.000 A	0UT465	G.000 A	CUT47B	0.000 4
			PEV		
iozh para	ms: Vcc = 4.75	)V/ V1D = 4+(	iy waximum. `⊃v		
Limits: -	10.000uA mirim		0.000 A	92	0.610nA
ÇO	0.000 A	21	0.610nA	<b>C1B</b>	0.000 A
Q3	0.610nA	208	C.61GnA	TOUTA	0.000 A
C28	0.000 A	Q38	0.61CnA	COUTE	0.000 A
QOUTA	0.000 A	TOUTS	0.000 A	MMOUT	0.000 A
MKTOUT	2.439nA	MKCUTB	1.220nA	P1	1.829nA
COUT	0.610nA	P0	1.829nA	P4	0.000 A
P 2	A 000.0	P 3	0.61CnA	P7	0.000 A
P 5	0.610nA	P6	0.610nA	DECZ	0.000 A
DECO	0.610nA	DEC1	0.01000		

DEC. 15 DEC. 15 DEC. 15 DEC. 15 DEC. 15 DEC. 27 DEC. 27 DEC. 33 DEC. 36 DEC. 36 DEC. 36 MOUT. 45 DEC. 27 DEC. 27 DEC. 36 DEC. 15 DEC. 15 DEC. 27 DEC.	0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.629nA 0.629nA 0.629nA 0.600 A 0.600 A 0.600 A 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA	DEC113 DEC113 DEC113 DEC1225 DEC1225 DEC133	0.000 A C.000 A C.61Cn C.61Cn C.61Cn C.000 A	DEC8 DEC11 DEC8 DEC11 DEC23 DEC117 DEC226 DEC238 MOUT447 DEC236 MOUT447 DEC238 MOUT447 DEC238 DEC178 DEC238 DEC238 DEC248 DEC238 DEC248	0.000 A 0.000 A
iozh para Limits: - Q0 Q3 Q2B GOUTA MKTOUT COUT P5 DEC3 DEC3 DEC12 DEC15 DEC15 DEC18 DEC21 DEC24 DEC27 DEC33 DEC33 DEC33 DEC33 DEC34 DEC35 DEC36 DEC36 DEC21 DEC24 DEC27 DEC36 DEC36 DEC36 DEC27 DEC36	ms: Vcc = 5.00 10.0004 minimum 0.000 A 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.610nA 0.629nA 0.000 A 1.629nA 0.000 A 0.000 A 0.000 A	Vin = 5.00  Jm, 10.000  Q36  TOUTS  MKCUTS  PO  P3  P6  DEC1  DEC7  DEC13  DEC16  DEC15  DEC22  DEC25  DEC28  DEC31  DEC37  MOUT43  MOUT46  DEC18	OV A maximum. C.61CnA C.00C A C.00C A C.00C A C.61CnA C.00C A C.61CnA C.00C A C.61CnA C.00C A C.61CnA C.00C A C.61CnA	Q2 Q1B TOUTA QOUTB MMOUT P1 P4 P7 DEC2 DEC5 DEC11 DEC14 DEC14 DEC17 DEC23 DEC23 DEC23 DEC32 DEC32 DEC32 DEC32 DEC32 DEC32 DEC32 DEC32 DEC32 DEC32 DEC32 DEC32	0.610na 0.000 a 0.610na 0.000 a 1.829na 1.220na 0.000 a 0.000 a 0.000 a 0.000 a 0.000 a 0.000 a 0.000 a 0.000 a 0.610na 0.610na 0.610na 0.610na 0.610na 0.610na 0.610na 0.610na 0.000 a

DEC3B DEC6B DEC9B DEC12B DEC15B DEC15B DEC21B DEC24B DEC24B DEC27B DEC30B DEC33B DEC33B DEC33B DEC33B DEC35B	0.000 A 0.000 A 0.000 A 0.610nA 0.000 A 2.439nA 0.610nA 0.000 A 0.610nA 0.000 A 0.610nA 0.000 A 0.610nA 0.000 A 0.610nA	DEC4B DEC7B DEC10B DEC13B DEC16B DEC16B DEC25B DEC25B DEC25B DEC25B DEC31B DEC31B DEC37B DEC37B OUT46B OUT46B	G.61GnA G.00G A G.00G A G.61GnA G.61GnA G.61GnA G.61GnA G.61GnA G.00G A G.00G A G.00G A G.00G A G.00G A	DEC5B DEC8B DEC11B DEC14B DEC17B DEC2CB DEC23B DEC23B DEC25B DEC25B DEC35B DEC35B DEC35B DEC35B DEC341B OUT44B OUT479	0.000 A 0.610nA 0.610nA 0.610nA 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.610nA 0.610nA 0.610nA 2.439nA 0.000 A 0.610nA
Paramater = 10.  In table = 10	VCC = 5.25 V.  5.27 Multiple State S	25A 25A 25A 25A 25A 25A 25C 26C 26C 26C 27C 27C 27C 27C 27C 27C 27C 27C 27C 27	TEX 1 MUM - A A A A A A A A A A A A A A A A A A	Q2 Q1B TOUUT P1 P2 CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	0.000 A 0.000 A 0.000 A 0.610nA 0.000 A 0.610nA 0.610nA 0.610nA 0.610nA 0.000 A
iozn param Limits: -1	s: Vcc = 5.50 0.000uA minim	V/ Vin = 5.5	ov .		
--------------------------	--------------------------------	---------------	------------	------------	--------------------
90	0.610nA	Q1	A maximum.		
Ç3	0.610nA	<b>କ୍</b> ପ୍ର	0.01CnA	€2	0.610nA
- 2B	0.610nA		C.é10n A	<b>C18</b>	0.000 A
QOUTA	0.000 A	Q38 T044=	0.610nA	TOUTA	0.000 A
MKTOUT	2.439nA	TOUTS	0.610nA	QOUTB	0.000 A
COUT	0.610nA	MKOUTS	4 000.0	TUOMM	0.610nA
P2	0.610nA	PO	A 300.3	P1	1.829nA
P 5		P3	1.829nA	F4	0.000 A
DECO	0.000 A	P6	0.00C A	P7	0.610nA
DEC3	0.000 A	DEC1	C.000 A	DEC 2	0.000 A
DEC6	0.000 A	DEC4	C.000 A	DEC5	0.610nA
DEC9	0.COU A	DEC7	0.005 A	CECS	0.000 A
	0.610nA	DEC10	G.000 A	DEC11	0.000 A
DEC12	G.610nA	DEC13	0.000 A	DEC14	-0.610nA
DEC15	0.610nA	DEC16	2.439nA	DEC17	0.000 A
DEC18	0.000 A	DEC19	C.000 A	DECSO	0.000 A
DEC21	2.439nA	DEC22	C.OGO A	DEC 23	0.000 A
DEC24	-0.510nA	DEC25	0.000 A	DEC26	
DEC27	-0.610nA	DEC28	0.610nA	DEC29	0.000 A
DEC30	0.c10nA	DEC31	G.00C A	DEC 32	0.000 A
DEC33	0.000 A	DEC34	0.61GnA	DEC35	0.000 A
DEC30	2.439nA	DEC37	C.00C A		2.439nA
CEC39	0.000 A	MCUT40	0.610nA	CEC38	0.000 A
MOUT42	1.220nA	MOUT43	0.61GnA	MOUT 41	0.000 A
MOUT45	0.000 A	MOUT 46	0.00G A	MOUT44	0.000 A
CECO8	0.610nA	05013		MOUT47	0.610nA
DEC38	0.COC A	DEC45	0.610nA	CEC28	0.000 A
DEC68	0.610nA	DEC76	0.000 A	CEC58	0.000 A
DEC98	0.000 A	DEC108	C.000 A	DEC88	0.610nA
DEC128	0.COO A	DEC138	C.00C A	DEC118	0.610nA
DEC158	0.000 A	DEC 136	C.00C A	DEC14B	0.610nA
DEC188	0.000 A	050163	€.61CnA -	CEC178	-0.610nA
DEC 218	1.829n4	050193	C.000 A	DEC 208	0.000 A
DEC248		DEC229	- C.OOC A	050238	0.610nA
GEC278	C.610n4	DEC255	C. 51Cn A	DECSAB	0.0CO A
DEC308	0.000 A	DEC385	0.51CnA	DEC29B	0.610nA
	0.c10n4	JEC318	0.00C A	CEC32B	0.610nA
DEC33a	0.000 A	DEC348	C.510nA	DEC358	0.610nA
CeCies	Û•610nA	DEC37E	-C.51CnA	DEC38B	0.610nA
DEC39è	J.000 A	OUT405	1.22ChA	CUT41B	0.01UNA 1.930-4
CUT426	0.c10nA	0'UT 43E	0.000 A	CUT44B	1.829nA
0UT458	0.610nA	CUT4c2	0.000 A	CUT478	A 000.0

Device PASSED all tests.

25 Ser #: 3 Temp: A1280 FPGA JPL Beta-12 2 Page: Datecode: 9143 22-JUN-1992 12:46:43.61 Source file: Beta12.0:H44 Post 500 hrs vih params: Vcc = 4.50V. 2.000 V maximum. Limits: 800.CmV minimum, 1.334 V NRESET 1.402 V CLKE 1.359 V 1.318 V CMPSEL 1.311 V 1.333 V SEL 1.326 V NLOAD TSE 1.311 V PAB 1.323 V 1.336 V ESEL EAO 1.279 V MKTINB 1.292 V 1.313 V MKTINA EA3 1.315 V EA2 1.349 V 1.333 V EA1 22 1.339 V 21 1.291 V 1.330 V 0.0 C1B 1.291 V 1.330 V 208 . Q3 1.321 V 038 1.330 V **Q28** vih params: Vcc = 4.75V. 2.000 V maximum. 800.0mV minimum, 1.389 V Limits: 1.455 V NRESET CLKB 1.455 V 1.368 V CMPSEL CLKA 1.359 V 1.384 V SEL 1.374 V NLOAD 1.361 V TSE PAB 1.374 V 1.387 V ESEL EAO 1.326 V MKTINB 1.342 V 1.359 V MKTINA EA3 1.367 V EA2 1.405 V 1.384 V EA1 C 2 1.392 V 21 1.339 V 1.384 V 00 **C18** 1.339 V ÇOB 1.384 V G3 1.370 V 035 1.384 V C28 vih params: Vcc = 5.00V. 2.000 V maximum. 800.0mV minimum, 1.501 V Limits: NRESET 1.512 V CLKB 1.477 V 1.417 V CLKA 1.408 V CMPSEL SEL 1.455 V 1.424 V NLOAD TSE 1-409 V PAB 1-425 V 1.437 V ESEL 1.384 V EAO 1.395 V MKTINB 1.412 V MKTINA EA3 1.412 V EAZ 1.455 V 1.436 V EA1 1.44C V 02 1.387 V Q1 1.433 V CO 218 1.339 V 1.433 V Q05 Q3 1.421 V 1.433 V 938 Q28 vih params: Vcc = 5.25V. 2.000 V maximum. E00.CmV minimum/ 1.493 V Limits: NRESET 1.583 V CLKS 1.537 V 1.465 V CLKA CMPSEL 1.478 V SEL 1.484 V NLOAD 1.500 V TSE 1.455 V PAB 1-472 V 1.488 V ESEL EAO 1.430 V MKTINB 1.440 V 1.465 V MKTINA EA3 1.463 V EA2 1.501 V 1.484 V EA1 €2 1.491 V 21 1.436 V 1.481 V 00 C18 1.436 V 20B 1.481 V Q3 1.471 V 038 1.481 V 028 vih params: Vcc = 5.50V. 2.000 V maximum. 800.CmV minimum/ 1.544 V Limits: 1.642 V NRESET CLKB 1.589 V 1.512 V CLKA 1.501 V CMPSEL SEL 1.534 V 1.522 V NLOAD TSE 1.499 V PAB. 1.522 V 1.537 V EAO ESEL 1.475 V MKTINS 1.519 V 1.486 V MKTINA EA3 1.512 V EA2 1.547 V 1.534 ¥ EA1 C 2 1.540 V Q1 1.484 V 1.528 V CO. C18 1.484 V 20B 1.529 V Q3 1.519 V Q38 1.529 V

Q2B

JPL Beta-12 A128C FPGA Temp: 25 Ser #: 3 

 JPL Seta-12
 A128L FPGA
 Temp:

 22-JUN-1992
 12:46:59.94
 Datecode: 9143
 Page:

 Source file: Beta12.0:H44 Post 500 hrs vil params: Vcc = 4.5GV. Limits: 800.0mV minimum, 2.000 V meximum. 1.203 V CLKE 1.210 V NRESET
1.279 V SEL 1.210 V CMPSEL
1.245 V PAE 1.232 V MKTINA
1.190 V EAG 1.233 V EA1
1.210 V EAG 1.207 V QO
1.260 V Q2 1.255 V Q3
1.324 V L1E 1.266 V Q2B
1.235 V 1.255 V NLOAD 1.233 V ESĒL 1.222 V MKTINB 1.220 V EA2 1.329 V **31** 1.245 V **.**05 1.258 V Q3 6 1.235 V vil params: Vcc = 4.75V. Limits: 800.0mv minimum, 2.000 V meximum. 1.241 V CLKÉ 1.242 V NRESET
1.321 V SEL 1.257 V CMPSEL
1.291 V PAE 1.274 V MKTINA
1.235 V EAG 1.279 V EA1
1.257 V EA3 1.252 V CO
1.317 V Q2 1.307 V C3
1.375 V Q1E 1.314 V C29
1.263 V CLKA 1.299 V NLOAD 1.280 V ESEL 1.273 V 1.269 V MKTINB EAZ 1.380 V **C1** 1.293 V Q08 1.307 V €36 1.263 V vil params: Vcc = 5.00v. Limits: 200.CmV minimum, 2.000 V maximum. 1.339 V 1.327 V 1.339 V 1.315 V 1.431 V 1.342 V 1.355 V **433** 1.329 V vil params: Vcc = 5.25V. Limits: 800.0mV minimum, 2.000 V maximum. CLKA 1.311 V CLKB 1.304 V NRESET NLOAD 1.415 V SEL 1.349 V CMPSEL ESEL 1.360 V PAB 1.353 V MKTINA MKTINB 1.360 V EAC 1.373 V EA1 EA2 1.349 V EA3 1.342 V QO Q1 1.414 V Q2 1.400 V Q3 1.472 V Q1E 1.411 V C2B 1.390 V 1.367 V 1.392 V 1.361 V 1.479 V 1.387 V 1.403 V €35 1.375 V vil params: Vcc = 5.50V. Limits: 800.0mV minimum, 2.000 V maximum. 1.34ê V CLKB 1.334 V NRESET
1.402 V SEL 1.393 V CMPSEL
1.426 V PAB 1.397 V MKTINA
1.431 V EAO 1.418 V EA1
1.393 V EA3 1.336 V QO
1.462 V Q2 1.446 V Q3
1.521 V Q16 1.459 V Q28 CLKA 1.437 V NLOAD 1.414 V ESEL 1.437 V MKTINE 1.4C5 V EA2 1.528 V 21 1.434 V **408** 1.452 V Q3B

1.421 V

Temp: 25 Ser #: 3 Page: 2 

Post 500 hrs

77 04-5	Tn+1 +se	narams: Vcc = 4.	50V, Vih =	: 3.00V, Vil = C.	OCV	
TOUTA 96.32NS MKTOUT 56.64NS TOUTE 56.71NS COUT 58.20NS MKTOUT 56.64NS FROUTA 58.20NS MKTOUT 56.64NS FROUTA 58.20NS MMOUT 57.32NS COUT 46.38NS PO 52.29NS MMOUT 57.32NS COUT 46.38NS PO 57.32NS PO 57.32NS DECC 56.71NS DECC 67.56NS PO 57.42NS DECC 56.71NS DECC 67.74NS DECC 66.20NS DECC 68.34NS DECC 68.37NS DECC 78.33NS DECC 78.39NS		1 OCCAS minimume	200.0ns	meximum.		
## COUTS   Sc. 32nS					TOUTE	
MMOUT 57.328 CULT 46.3885 PO 52.2985 P1 40.0068 P2 54.3168 P3 57.5668 P3 57.4668 P2 54.3168 P3 57.5668 P4 59.1468 P3 57.4668 P6 59.1268 P7 57.2468 DEC3 48.3668 CEC4 48.0168 DEC3 60.5068 DEC3 48.3668 CEC7 56.4368 DEC3 60.5068 DEC3 48.3668 CEC7 56.4368 DEC3 60.5068 DEC3 48.3668 CEC7 56.4368 DEC3 54.0268 DEC12 54.2768 DEC13 48.5768 DEC11 54.0268 DEC12 54.2768 DEC13 48.5768 DEC11 54.0268 DEC12 54.2768 DEC13 48.5768 DEC11 54.0268 DEC12 54.2768 DEC13 48.5768 DEC11 54.0268 DEC12 54.2768 DEC13 48.5768 DEC11 52.5668 DEC12 54.2768 DEC13 48.5768 DEC11 52.5668 DEC12 54.2768 DEC13 48.5768 DEC12 52.2568 DEC12 51.566 DEC22 54.2068 DEC23 51.5168 DEC12 51.5678 DEC25 57.4668 DEC23 51.5168 DEC12 54.2768 DEC25 57.4668 DEC23 51.5168 DEC12 54.3768 DEC25 57.4668 DEC23 51.5168 DEC33 55.2568 DEC23 56.9668 DEC23 52.3268 DEC33 55.2568 DEC33 56.9678 DEC33 54.2068 DEC33 55.2568 DEC34 59.9768 DEC33 57.0368 DEC23 46.8768 DEC23 54.3668 DEC33 57.0368 DEC33 46.8768 DEC34 49.0068 DEC33 57.0368 DEC33 46.8768 DEC14 49.0068 DEC33 64.768 DEC33 46.8768 DEC14 49.0068 DEC33 64.768 DEC33 57.1763 DEC14 57.9968 DEC33 64.768 DEC35 57.3768 DEC14 57.9968 DEC33 60.4768 DEC35 57.3768 DEC14 57.9968 DEC33 60.4768 DEC35 57.3768 DEC14 57.9968 DEC33 60.4768 DEC35 57.3768 DEC14 57.9968 DEC34 60.4768 DEC35 57.3768 DEC14 57.9968 DEC35 60.7568 DEC35 57.3768 DEC14 57.9968 DEC36 60.7568 DEC36 57.7668 DEC139 57.1468 DEC36 57.2168 DEC35 57.3668 DEC139 57.1468 DEC36 57.2168 DEC35 57.2168 DEC139 57.1468 DEC36 57.2168 DEC35 57.2168 DEC139 57.1468 DEC36 57.2168 DEC355 57.2168 DEC139 57.1468 DEC36 57.2168 DEC355 57.2668 DEC348 57.7968 DEC356 57.2168 DEC355 57.2668 DEC348 57.7968 DEC356 57.2168 DEC356 57.7668 DEC258 57.1468 DEC356 57.2168 DEC356 57.7668 DEC348 57.7968 DEC356 57.2168 DEC356 57.7668 DEC348 57.7968 DEC356 57.2168 DEC356 57.7668 DEC358 57.1668 DEC356 57.2168 DEC356 57.7668 DEC348 57.7668 DEC356 57.2168 DEC356 57.7668 DEC358 57.1668 DEC356 57.2168 DEC356 57.7668 DEC358 57.1668 DEC356 57.2168 DEC356 57.7668 DEC358 57.7668 DEC356 57.2168 DEC356 57.7668 DEC358 57.7668 D				56.64nS	<b>MKOUT</b> 2	
P1 40.00ns P2 54.31ns F3 57.56ns P4 59.19ns P3 57.4cns Pb 59.12ns P6 7 57.4ns DECC 56.71ns DEC1 61.32ns DEC2 57.42ns DEC3 48.5ens DEC4 48.01ns DEC3 60.50ns DEC6 63.4Cns DEC6 756.43ns DEC6 33.92ns DEC9 49.39ns DEC10 54.45ns DEC6 33.92ns DEC12 54.27ns DEC11 48.57ns DEC14 57.17ns DEC15 54.41ns DEC16 51.83ns DEC17 52.5ons DEC18 51.51ns DEC16 51.83ns DEC17 52.25ns DEC21 51.5ns DEC22 54.20ns DEC26 50.57ns DEC27 59.33ns DEC25 57.46ns DEC26 50.57ns DEC27 59.33ns DEC25 57.46ns DEC26 50.57ns DEC27 59.33ns DEC31 56.15ns DEC26 50.57ns DEC27 59.33ns DEC31 56.15ns DEC26 50.57ns DEC33 55.25ns DEC31 56.15ns DEC35 54.20ns DEC33 55.25ns DEC31 56.15ns DEC35 54.20ns DEC35 56.45ns DEC37 59.33ns DEC35 54.20ns DEC36 58.45ns DEC37 59.35ns DEC38 57.02ns DEC36 57.17ns DEC48 60.40ns DEC28 50.47ns DEC36 57.17ns DEC48 60.40ns DEC38 50.47ns DEC35 59.33ns DEC48 60.46ns DEC38 50.47ns DEC35 59.33ns DEC48 60.40ns DEC38 50.47ns DEC36 57.17ns DEC168 57.99ns DEC28 50.47ns DEC35 59.33ns DEC48 60.40ns DEC38 57.20ns DEC36 57.33ns DEC48 60.40ns DEC38 57.40ns DEC36 57.33ns DEC48 57.33ns DEC48 57.40ns DEC36 57.33ns DEC48 60.40ns DEC38 57.40ns DEC36 57.33ns DEC48 60.40ns DEC38 57.40ns DEC36 57.33ns DEC48 60.40ns DEC38 57.40ns DEC36 57.33ns DEC48 57.33ns DEC48 57.40ns DEC36 57.33ns DEC48 57.33ns DEC48 57.40ns DEC36 57.33ns DEC48 57.33ns DEC48 57.40ns DEC36 57.33ns DEC38 57.40ns DEC36 57.33ns DEC3				46.38nS	PΟ	
P4 59.19ns P5 57.4cns P6 59.12ns P7 57.4cns D8C1 61.32ns D8C2 57.4cns D8C3 48.5cns D8C4 48.01ns D8C3 60.50ns D8C6 63.4cns D8C4 48.01ns D8C3 60.50ns D8C6 63.4cns D8C4 48.01ns D8C3 60.50ns D8C6 63.4cns D8C4 48.01ns D8C6 59.4sns D8C9 49.35ns D8C10 54.45ns D8C11 54.02ns D8C12 54.27ns D8C13 48.57ns D8C11 54.02ns D8C115 54.41ns D8C16 51.83ns D8C17 52.5cns D8C11 54.5cns D8C11 54.02ns D8C115 54.41ns D8C16 51.83ns D8C17 52.5cns D8C11 51.5cns D8C12 57.46ns D8C22 52.2sns D8C21 51.5cns D8C22 57.46ns D8C22 57.47ns					F3	57.56nS
P7 57.24ns DECC 56.71ns DEC1 61.32ns DEC2 57.42ns DEC3 48.3ens DEC4 48.01ns DEC5 60.50ns DEC6 63.4Cns DEC7 56.43ns DEC6 63.9cns DEC6 63.4Cns DEC6 53.9cns DEC6 63.4Cns DEC6 53.9cns DEC7 54.45ns DEC11 54.45ns DEC11 54.45ns DEC11 54.45ns DEC11 54.45ns DEC11 54.45ns DEC11 54.45ns DEC11 54.45ns DEC11 54.45ns DEC11 54.45ns DEC11 54.45ns DEC11 52.5ens DEC11 51.51ns DEC16 51.83ns DEC17 52.5ens DEC21 51.5ns DEC22 54.20ns DEC22 54.20ns DEC23 51.51ns DEC26 56.75ns DEC25 57.46ns DEC26 56.75ns DEC26 56.75ns DEC27 59.33ns DEC25 57.46ns DEC26 56.75ns DEC26 56.75ns DEC27 59.33ns DEC27 59.33ns DEC26 56.96ns DEC30 52.32ns DEC31 55.23ns DEC31 56.15ns DEC32 52.32ns DEC33 55.23ns DEC31 59.97ns DEC33 54.2nns DEC33 55.23ns DEC33 54.13ns DEC33 54.2nns DEC33 56.25ns DEC33 54.13ns DEC33 56.25ns DEC33 57.05ns DEC33 56.25ns DEC33 57.05ns DEC33					P 6	59.12nS
Tell						61.32nS
DEUS 60.50ns 0EC6 63.4Cns EEC7 56.43ns DEC6 53.92ns 0EC9 49.39ns DEC10 54.45ns DEC11 54.02ns 0EC12 54.27ns DEC13 48.57ns DEC11 54.02ns 0EC15 54.47ns DEC13 48.57ns DEC114 57.17ns 0EC15 54.47ns DEC13 51.83ns DEC20 52.25ns 0EC21 51.36ns DEC22 54.20ns DEC20 52.25ns 0EC21 51.36ns DEC22 54.20ns DEC20 52.57ns 0EC27 59.33ns DEC25 57.46ns DEC20 50.57ns 0EC27 59.33ns DEC25 57.46ns DEC20 50.57ns 0EC27 59.33ns DEC26 56.96ns DEC22 52.32ns 0EC31 51.51ns DEC30 52.32ns 0EC31 51.51ns DEC30 52.32ns 0EC31 52.32ns DEC31 56.15ns DEC32 52.32ns 0EC33 55.25ns DEC34 59.97ns DEC33 54.20ns 0EC30 52.45ns DEC34 59.97ns DEC33 54.20ns 0EC30 52.45ns DEC37 54.13ns DEC33 57.03ns 0EC30 52.45ns DEC37 54.13ns DEC36 57.03ns 0EC30 52.45ns DEC37 54.13ns DEC36 57.03ns 0EC30 52.45ns DEC37 54.13ns DEC36 57.03ns 0EC30 52.45ns DEC37 54.13ns DEC36 57.03ns 0EC30 52.45ns DEC37 54.13ns DEC36 57.03ns 0EC30 52.45ns DEC37 54.13ns DEC36 57.03ns 0EC30 57.17ns DEC37 54.13ns DEC36 57.03ns 0EC30 57.17ns DEC46 51.72ns MOUT44 45.00ns MOUT42 42.50ns MOUT43 49.85ns DEC38 60.47ns 0EC35 57.17ns DEC16 57.99ns DEC28 60.47ns 0EC35 59.33ns DEC48 60.18ns DEC36 60.75ns 0EC60 50.73ns DEC48 60.18ns DEC36 60.75ns 0EC60 50.73ns DEC48 60.40ns DEC36 57.21ns 0EC60 50.73ns DEC168 57.95ns DEC118 53.74ns 0EC128 54.02ns DEC118 57.95ns DEC118 53.74ns 0EC128 54.02ns DEC118 57.95ns DEC148 56.5nns 0EC128 57.55ns DEC288 59.09ns DEC148 56.5nns 0EC328 52.11ns 0EC168 57.95ns DEC148 56.5nns 0EC328 52.1nns 0EC168 57.95ns DEC368 57.21ns 0EC248 57.55ns DEC288 59.09ns DEC358 57.21ns 0EC368 55.74ns DEC388 59.09ns DEC358 57.21ns 0EC368 55.74ns DEC388 59.09ns DEC358 57.21ns 0EC368 57.55ns DEC388 59.09ns DEC358 57.21ns 0EC368 55.24ns DEC388 59.09ns DEC358 57.21ns 0EC368 55.24ns DEC388 59.09ns DEC358 57.21ns 0EC368 57.55ns DEC388 59.09ns DEC358 57.21ns 0EC368 57.25ns DEC388 57.25ns DEC358 57.21ns 0EC368 57.25ns DEC388 57.25ns DEC358 57.25ns DEC358 57.25ns DEC358 57.25ns DEC3						43.01ns
DEC						56.43nS
DEC11 54.02nS DEC12 54.27nS DEC13 48.57nS DEC14 57.17nS DEC15 54.41nS DEC16 51.83nS DEC17 52.bonS DEC16 1.51nS DEC27 57.49nS DEC20 52.25nS DEC21 51.36nS DEC25 57.40nS DEC23 51.51nS DEC27 59.33nS DEC25 57.40nS DEC26 56.57nS DEC27 59.33nS DEC26 56.15nS DEC26 56.25nS DEC27 59.33nS DEC26 56.15nS DEC26 56.25nS DEC27 59.33nS DEC26 56.15nS DEC26 56.25nS DEC27 59.33nS DEC26 56.15nS DEC25 52.32nS DEC33 55.22nS DEC34 59.97nS DEC35 54.20nS DEC35 55.22nS DEC34 59.97nS DEC35 54.20nS DEC35 56.45nS DEC35 56.45nS DEC36 57.07nS DEC39 46.67nS MOUT40 49.00nS DEC36 57.07nS DEC39 46.67nS MOUT40 49.85nS MOUT41 50.60nS MOUT42 48.5CnS MOUT43 49.85nS MOUT44 45.00nS MOUT45 46.32nS MOUT43 49.85nS MOUT44 50.13nS DEC35 57.17nS DEC16 57.99nS DEC28 60.47nS DEC35 59.35nS DEC16 57.99nS DEC28 60.47nS DEC35 59.35nS DEC16 67.99nS DEC36 50.75nS DEC69 50.73nS DEC18 60.40nS DEC56 00.75nS DEC69 50.73nS DEC18 60.40nS DEC38 54.71nS DEC69 42.04nS DEC108 54.27nS DEC118 53.74nS DEC428 54.02nS DEC108 54.27nS DEC118 53.74nS DEC428 54.02nS DEC108 54.27nS DEC148 56.54nS DEC128 54.02nS DEC16B 57.14nS DEC148 56.54nS DEC128 54.02nS DEC16B 57.14nS DEC148 56.54nS DEC128 56.75nS DEC28B 59.09nS DEC260 57.21nS DEC24E 57.35nS DEC25B 59.09nS DEC260 57.21nS DEC24E 57.35nS DEC25B 59.09nS DEC256 56.76nS DEC36B 55.29nS DEC25B 59.09nS DEC256 56.76nS DEC36B 55.29nS DEC25B 59.09nS DEC36B 54.91nS DEC36B 55.29nS DEC37B 56.02nS DEC36B 57.10nS DEC38B 55.29nS TOUT4 DEC36B 57.10nS DEC36B 55.29nS DEC37B 57.00nS DEC36B 55.47nS OUT45B 49.14nS CUT46B 57.00nS DEC36B 55.47nS OUT45B 49.14nS CUT46B 57.00nS DEC36B 55.20nS MITOUT 55.47nS MKOUTB 57.00nS DEC36B 55.20nS MITOUT 55.47nS MKOUTB 57.00nS DEC36B 55.20nS MITOUT 55.47nS DEC4 56.65nS P6 DEC37 56.01nS DEC0 55.77nS DEC4 56.65nS P6 DEC37 56.01nS DEC0 55.77nS DEC4 56.65nS P6 DEC37 56.01nS DEC0 55.77nS DEC4 56.65nS P6 DEC46 56.01nS DEC0 55.77nS DEC4 56.66nS P3 DEC46 56.01nS DEC0 55.77nS DEC4 56.66nS P6 DEC46 56.01nS DEC0 55.77nS DEC4 56.66nS P6 DEC46 56.01nS DEC0 55.77nS DEC4 56.66nS P6 DEC46 56.01nS DEC0 55.77nS DEC4 56.66nS P6 DEC46 56.01n						54.45nS
DEC17						48.57nS
DEC17 52.80nS DEC18 51.51nS CEC17 51.79nS DEC22 54.20nS DEC22 51.51nS DEC24 56.75nS DEC25 57.46nS DEC25 51.51nS DEC24 56.75nS DEC25 57.46nS DEC26 50.57nS DEC27 59.33nS DEC28 56.46nS DEC27 59.33nS DEC28 56.46nS DEC28 52.32nS DEC33 55.23nS DEC38 59.97nS DEC35 52.32nS DEC35 52.32nS DEC33 55.23nS DEC38 59.97nS DEC35 54.20nS DEC36 56.45nS DEC36 57.02nS DEC36 57.02nS DEC37 40.87nS MOUT40 49.00nS MOUT41 50.66nS MOUT42 48.50nS MOUT43 49.85nS MOUT44 45.60nS MOUT45 49.32nS MOUT46 51.72nS MOUT44 45.60nS MOUT45 49.32nS MOUT46 51.72nS MOUT47 50.11nS DEC36 57.17nS DEC18 57.99nS DEC58 60.47nS DEC36 60.47nS DEC36 60.40nS DEC18 54.27nS DEC18 57.50nS DEC18 57.46nS DEC18 57.46nS DEC18 57.46nS DEC18 57.21nS DEC18 57.10nS DEC28 59.48nS DEC18 57.21nS DEC36 57.10nS DEC28 59.48nS DEC36 57.21nS DEC36 50.40nS DEC38 59.40nS DEC38						51.83nS
DEC20						51.79nS
DEC25 51.51ns DEC27 54.35ns DEC25 57.46ns DEC26 56.96ns DEC26 56.57ns DEC27 54.35ns DEC28 56.96ns DEC27 54.35ns DEC28 56.96ns DEC29 56.66ns DEC30 cl.21ns DEC31 56.15ns DEC32 52.32ns DEC33 55.23ns DEC34 59.97ns DEC35 54.20ns DEC36 57.45ns DEC37 54.13ns DEC36 57.03ns DEC39 46.87ns MOUT40 49.00ns MOUT41 50.66ns MOUT42 48.50ns MOUT43 49.85ns MOUT44 45.60ns MOUT45 49.32ns MOUT46 51.72ns MOUT47 50.13ns DEC68 57.17ns DEC18 57.99ns DEC28 60.47ns DEC35 59.33ns DEC48 60.18ns DEC56 60.75ns DEC68 50.73ns DEC68 60.40ns DEC56 60.75ns DEC68 54.54ns DEC98 48.04ns DEC18 54.27ns DEC18 54.27ns DEC18 55.40ns DEC18 54.27ns DEC18 57.95ns DEC18 57.95ns DEC18 57.95ns DEC18 57.55ns DEC18 57.95ns DEC18 57.55ns DEC18 57.95ns DEC18 57.55ns DEC18 57.55ns DEC18 57.46ns DEC18 57.55ns DEC18 57.46ns DEC18 57.55ns DEC18 57.46ns DEC28 59.45ns DEC38 59						54.20nS
DEC26						57.46nS
DEC29 56.66n2 DEC30 C1.21nS DEC31 56.15nS DEC32 52.32nS DEC33 55.23nS DEC34 59.97nS DEC35 54.2unS DEC36 58.45nS DEC37 54.13nS DEC38 57.C3n3 DEC39 46.87nS MOUT40 49.00nS MOUT41 50.66n2 MOUT42 48.5CnS MOUT40 49.85nS MOUT44 45.c0nS MOUT45 49.32nS MOUT46 51.72nS MOUT47 50.13nS DEC66 57.17n3 DEC18 57.99nS DEC38 60.47nS DEC66 57.17n3 DEC18 57.99nS DEC38 60.47nS DEC66 50.73nS DEC66 60.40nS DEC56 60.75nS DEC66 50.73nS DEC108 54.27nS DEC118 53.74nS DEC128 54.02nS DEC138 54.27nS DEC118 55.54nS DEC158 52.11nS DEC138 54.02nS DEC148 50.54nS DEC158 56.78nS DEC168 57.95nS DEC148 50.54nS DEC158 57.1CnS DEC28 59.48nS DEC148 57.6cnS DEC13E 57.1CnS DEC28 59.48nS DEC20 57.21nS DEC24E 57.1CnS DEC228 59.48nS DEC220 57.21nS DEC248 57.35nS DEC228 59.48nS DEC228 43.64nS DEC338 50.29nS DEC288 56.36nS DEC228 43.64nS DEC338 50.36nS DEC228 59.99nS DEC228 59.49nS DEC338 50.36nS DEC238 52.78nS DEC338 57.10nS DEC338 50.36nS DEC238 52.78nS DEC338 57.10nS DEC338 50.36nS DEC338 52.78nS DEC338 57.10nS DEC338 50.36nS CEC378 54.02nS DEC338 57.21nS DEC308 50.36nS CEC378 54.02nS DEC338 57.21nS DEC308 50.36nS CEC378 54.02nS DEC368 54.91nS DEC338 50.36nS CEC378 54.02nS DEC368 57.21nS DEC308 50.36nS CEC378 54.02nS DEC368 57.21nS DEC368 50.22nS TONTH 55.02nS DEC368 57.22nS DEC368 50.22nS TONTH 55.02nS DEC368 57.22nS DEC368 50.22nS TONTH 55.02nS DEC368 57.22nS DEC368 50.22nS TONTH 55.02nS DEC3						56.96nS
DEC32 52.32nS DEC33 55.23nS DEC34 59.97nS DEC35 54.20nS DEC36 58.45nS DEC37 54.13nS DEC36 57.C3nS DEC36 58.45nS DEC37 54.13nS DEC36 57.C3nS DEC36 46.87nS MOUT40 49.00nS MOUT41 50.66nS MOUT42 48.5CnS MOUT43 49.85nS MOUT44 45.c0nS MOUT45 49.32nS MOUT46 51.72nS MOUT47 50.13nS DEC66 57.17n3 DEC16 57.99nS DEC28 60.47nS DEC35 59.33nS DEC48 60.48nS DEC36 00.75nS DEC66 50.73nS DEC78 60.40nS DEC38 54.91nS DEC95 48.04nS DEC108 54.27nS DEC118 55.74nS DEC126 54.02nS DEC139 54.02nS DEC118 55.74nS DEC126 54.02nS DEC139 57.14nS DEC118 55.74nS DEC158 52.11nS DEC16B 57.95nS DEC118 55.74nS DEC15B 52.11nS DEC16B 57.95nS DEC148 56.54nS DEC15E 56.78nS DEC19B 57.14nS DEC176 57.60nS DEC15E 56.78nS DEC19B 57.14nS DEC266 57.21nS DEC24B 57.35nS DEC22B 59.48nS DEC228 57.21nS DEC24B 57.35nS DEC22B 59.48nS DEC228 56.76nS DEC30B 56.27nS DEC33B 56.36nS DEC228 56.79nS DEC30B 56.24nS DEC31B 56.75nS DEC33B 53.81nS DEC34B 57.35nS DEC34B 52.78nS DEC35B 53.81nS DEC35B 53.74nS DEC37B 54.02nS DEC35B 53.81nS DEC36B 55.36nS DEC37B 54.02nS DEC35B 57.10nS DEC39B 52.64nS CUT40B 49.78nS DUT44B 46.45nS OUT45B 49.44nS CUT46B 49.78nS OUT44B 46.45nS OUT45B 49.47nS CUT46B 51.01nS  TPZ1_tse params: Vcc = 4.75v, Vih = 3.00v, Vil = 0.00v  Limits: 1.00CnS minimum, 200.0nS maximum, 300T4 TOUTA 55.47nS OUT45B 49.14nS CUT46B 57.00nS MMOUT 55.37nS COUT 44.96nS PO 51.16nS DUT47B 46.89nS  P1 38.52nS P2 52.86nS P3 56.32nS P2 57.86nS P4 57.71nS P5 56.25nS P6 57.81nS P6 57.81nS P7 56.01nS DEC0 55.47nS DEC1 59.86nS						56.15nS
DEC35						
DEC36 57.C3ns DEC36 46.87ns MOUT40 49.00ns MOUT41 50.00ns MOUT42 48.5Cns MOUT44 49.85ns MOUT44 45.60ns MOUT45 49.32ns MOUT46 51.72ns MOUT47 50.13ns DEC36 57.17ns CEC1E 57.99ns DEC28 00.47ns DEC35 59.33ns CEC48 60.18ns DEC56 50.73ns DEC78 60.40ns DEC168 54.27ns DEC36 50.73ns DEC168 54.27ns DEC18 57.95ns DEC188 54.91ns DEC96 42.04ns DEC108 54.27ns DEC118 53.74ns DEC122 54.02ns DEC139 54.02ns DEC118 57.95ns DEC148 56.54ns DEC158 52.11ns DEC168 57.95ns DEC148 56.54ns DEC158 52.11ns DEC168 57.95ns DEC165 57.21ns DEC186 57.10ns DEC228 59.48ns DEC226 57.21ns DEC24E 57.35ns DEC228 59.48ns DEC226 43.6nns DEC24E 57.35ns DEC228 59.09ns DEC226 43.6nns DEC2275 50.29ns DEC228 56.36ns DEC226 56.36ns DEC226 57.21ns DEC236 59.94ns DEC228 56.75ns DEC258 56.36ns DEC258 56.36ns DEC258 56.75ns DEC258 57.10ns DEC368 57.10ns DE						
MOUT41         50.66nS         MOUT42         48.50nS         MOUT43         49.85nS           MOUT44         45.cûnS         MOUT45         49.32nS         MOUT46         51.72nS           MOUT47         50.13nS         DECGS         57.17nS         CEC1E         57.99nS           MOUT47         50.13nS         DECGS         57.17nS         CEC1E         57.99nS           DEC28         60.47nS         DECGS         59.33nS         CEC4E         60.18nS           DEC55         60.75nS         DEC66         50.73nS         DEC10B         54.27nS           DEC18         54.91nS         DEC96         48.04nS         DEC10B         54.27nS           DEC18         53.74nS         DEC122         54.02nS         DEC13B         54.27nS           DEC18         57.50nS         DEC13B         57.14nS         DEC16B         57.95nS           DEC18         57.60nS         DEC18E         56.78nS         DEC19B         57.14nS           DEC18         57.21nS         DEC18E         57.10nS         DEC22B         59.48nS           DEC20         57.21nS         DEC21E         57.20nS         DEC22B         59.09nS           DEC23B         57.21nS <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
MOUT44         45.c0ns         MOUT45         49.32ns         MOUT46         51.72ns           MOUT47         50.13ns         DECG8         57.17ns         DEC4E         57.99ns           DEC28         60.47ns         DEC35         59.33ns         DEC4E         60.18ns           DEC56         60.75ns         DEC66         50.73ns         DEC78         60.40ns           DEC38         54.91ns         DEC95         48.04ns         DEC108         54.27ns           DEC118         53.74ns         DEC122         54.02ns         DEC139         54.02ns           DEC148         56.54ns         DEC156         52.11ns         DEC168         57.95ns           DEC148         56.54ns         DEC156         52.11ns         DEC1698         57.14ns           DEC170         57.60ns         DEC156         52.11ns         DEC1698         57.14ns           DEC170         57.60ns         DEC182         56.78ns         DEC198         57.14ns           DEC260         57.21ns         DEC361         57.10ns         DEC228         59.48ns           DEC260         57.21ns         DEC24E         57.35ns         DEC258         59.49ns           DEC258         56.72ns						
MOUT47 50.13ns DECSE 57.17ns DEC1E 57.99ns DEC2B 60.47ns DEC55 59.33ns DEC4E 60.18ns DEC56 00.75ns DEC66 50.73ns DEC7B 60.40ns DEC8B 54.91ns DEC9B 42.04ns DEC10B 54.27ns DEC11B 53.74ns DEC12E 54.02ns DEC13B 54.02ns DEC14B 56.54ns DEC12E 54.02ns DEC13B 57.95ns DEC14B 56.54ns DEC12E 6.78ns DEC19B 57.48ns DEC176 57.60ns DEC15E 6.78ns DEC19B 57.44ns DEC2CD 57.21ns DEC21E 57.10ns DEC2EB 59.48ns DEC2CD 57.21ns DEC24E 57.35ns DEC2EB 59.48ns DEC2CD 57.21ns DEC24E 57.35ns DEC2EB 56.36ns DEC2CD 43.64ns DEC3CE 56.24ns DEC3B 56.75ns DEC2CD 43.64ns DEC3CE 56.24ns DEC3TB 56.75ns DEC3CE 54.91ns DEC3CE 53.74ns DEC3TB 56.75ns DEC3CE 54.91ns DEC3CE 53.74ns DEC3TB 56.75ns DEC3CE 57.10ns DEC3CE 53.74ns DEC3TB 54.02ns DEC3CE 57.10ns DEC3CE 59.44ns CUT40B 49.78ns DEC3CE 57.10ns DEC3CE 59.44ns CUT40B 49.78ns DEC3CE 57.10ns DEC3CE 59.44ns CUT40B 57.00ns DEC3CE 59.44ns DUT44B 45.70ns DEC3CE 59.44ns DUT44B 45.70ns DEC3CE 59.44ns DUT44B 55.47ns FARMENTE 57.00ns DEC3CE 57.44ns DUT44B 55.47ns FARMENTE 55.26ns FARMENTE 57.00ns DEC3CE 57.44ns DUT44B 55.47ns FARMENTE 55.26ns FARMENTE 57.00ns DEC3CE 57.44ns DUT46B 55.26ns FARMENTE 55.26ns FARMENTE 57.00ns DEC3CE 57.44ns DUT46B 55.26ns FARMENTE 55.26ns FARMENTE 57.00ns DEC3CE 57.44ns DUT46B 55.47ns FARMENTE 55.26ns FARMENTE 57.00ns DEC3CE 57.47ns DEC3CE 57.47ns DEC3CE 57.47ns DEC3CE 57.47						
DEC28						57.99nS
DEC256 00.475nS DEC65b 50.73nS DEC78 60.40nS DEC36b 00.75nS DEC65b 50.73nS DEC108 54.27nS DEC118 53.74nS DEC126 54.02nS DEC138 54.02nS DEC118 53.74nS DEC126 54.02nS DEC138 54.02nS DEC148 56.54nS DEC156 52.11nS DEC16B 57.95nS DEC176 57.60nS DEC13E 56.78nS DEC19B 57.14nS DEC276 57.21nS DEC21E 57.10nS DEC22B 59.48nS DEC2238 57.21nS DEC24E 57.35nS DEC25B 59.09nS DEC20b 43.64nS DEC27E 56.29nS DEC28B 59.09nS DEC26b 43.64nS DEC36B 56.94nS DEC28B 56.36nS DEC298 56.7cnS DEC30B 56.94nS DEC31B 56.75nS DEC32B 54.91nS DEC33E 56.36nS DEC31B 56.78nS DEC35B 53.81nS DEC33E 56.36nS DEC34B 52.78nS DEC35B 53.81nS DEC35E 53.74nS DEC37B 54.02nS DEC33B 57.10nS DEC39E 52.64nS CUT40B 49.78nS OUT41B 46.45nS OUT42B 49.49nS CUT40B 49.78nS OUT44B 45.70nS OUT45E 49.14nS CUT46B 51.01nS  TPZ1_tse params: Vcc = 4.75V, Vih = 3.00V, Vil = 0.00V Limits: 1.00CnS minimum, 200.0nS maximum. TOUTA 55.47nS QUT45E 49.14nS CUT46B 57.00nS MMOUT 55.37nS COUT 44.96nS PO 51.16nS MMOUT 55.37nS COUT 44.96nS PO 51.16nS P1 38.52nS P2 52.86nS P3 56.32nS P4 57.71nS P5 56.25nS P6 57.81nS P7 56.01nS DEC0 55.47nS DEC1 59.86nS P8 57.81nS P6 57.81nS P7 56.01nS DEC0 55.47nS DEC1 59.86nS P8 57.81nS P6 57.81nS P6 57.81nS P6 57.81nS P7 56.01nS DEC0 55.47nS DEC1 59.86nS P8 57.81nS P8 56.01nS DEC0 55.47nS DEC1 59.86nS P8 57.81nS P8 56.01nS DEC0 55.47nS DEC1 59.86nS						
DECORD 54.91ns DECORD 42.04ns DEC10B 54.27ns DEC118 53.74ns DEC12B 54.02ns DEC118 53.74ns DEC12B 54.02ns DEC13B 54.02ns DEC14B 56.54ns DEC15B 52.11ns DEC16B 57.95ns DEC17B 57.60ns DEC15B 52.11ns DEC16B 57.14ns DEC20D 57.21ns DEC21B 57.10ns DEC22B 59.48ns DEC22B 57.21ns DEC21B 57.10ns DEC22B 59.09ns DEC22B 57.21ns DEC24B 57.35ns DEC25B 59.09ns DEC23B 57.21ns DEC24B 57.35ns DEC25B 59.09ns DEC25B 56.36ns DEC25B 56.36ns DEC25B 56.36ns DEC25B 56.36ns DEC25B 56.36ns DEC25B 56.36ns DEC35B 53.81ns DEC33B 56.75ns DEC33B 56.75ns DEC33B 56.75ns DEC33B 57.10ns DEC33B 56.36ns DEC33B 57.10ns DEC35B 52.64ns CUT40B 49.78ns DEC33B 57.10ns DEC35B 52.64ns CUT40B 49.78ns OUT41B 46.45ns OUT42B 49.49ns CUT40B 49.78ns OUT44B 45.70ns OUT45B 49.14ns CUT46B 51.01ns OUT47B 46.89ns DEC36D 55.47ns MKOUTB 55.09ns MKOUTB 55.37ns COUT 44.96ns PO 51.16ns DEC0 55.47ns PO 51.16ns DEC0 55.47ns DEC1 59.86ns P3 56.32ns P2 52.86ns P3 56.32ns P6 57.81ns P5 56.25ns P6 57.81ns P5 56.25ns P6 57.81ns DEC0 55.47ns DEC1 59.86ns P3 56.32ns P7 56.01ns DEC0 55.47ns DEC1 59.86ns P3 56.32ns P6 57.81ns DEC0 55.47ns DEC1 59.86ns P3 56.32ns P2 56.32ns P6 57.81ns DEC0 55.47ns DEC1 59.86ns P3 56.32ns P2 56.32ns P2 56.32ns P2 56.32ns P2 56.32ns P6 57.81ns DEC0 55.47ns DEC1 55.47ns DEC1 59.86ns P3 56.32ns P2 56.32ns P2 56.32ns P2 56.32ns P2 56.32ns P6 57.81ns DEC0 55.47ns DEC1 59.86ns P3 56.32ns P2 56.32ns P6 57.81ns DEC0 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 55.47ns DEC1 56.47ns						
DEC118						
DEC118  DEC148  DEC148  DEC148  DEC148  DEC148  DEC16S  DEC15E  DEC16B  DEC176  DEC2CB  DEC16S  DEC16E  DEC22B  DEC23B  DEC30B  DEC30B  DEC31B						
DEC148 DEC176 DEC176 DEC276 DEC260 DEC218 DEC218 DEC228 DEC238 DEC238 DEC328 DEC328 DEC328 DEC328 DEC338 DEC348 DE						
DEC 20						
DEC23B 57.21ns DEC24E 57.35ns DEC25B 59.09ns DEC26b 43.6 ns DEC27B 50.29ns DEC28B 56.36ns DEC26b 43.6 ns DEC27B 50.29ns DEC28B 56.36ns DEC26b 56.75ns DEC30B 56.75ns DEC32B 56.75ns DEC32B 56.75ns DEC32B 56.36ns DEC33B 52.78ns DEC32B 54.91ns DEC33B 56.36ns DEC34B 52.78ns DEC35B 53.81ns DEC36B 53.74ns DEC37B 54.02ns DEC36B 57.10ns DEC39B 52.64ns CUT40B 49.78ns OUT41B 40.45ns OUT42B 49.49ns CUT43B 48.64ns OUT44B 45.70ns OUT42B 49.14ns CUT43B 51.01ns OUT47B 48.89ns  Tpzl_tse params: Vcc = 4.75V, Vih = 3.00V, Vil = 0.00V  Limits: 1.00Cns minimum, 2CO.0ns maximum.  TOUTA 55.47ns QOUTA 55.26ns TOUTB 55.09ns MKTOUT 55.47ns MKOUTB 57.00ns MMOUT 55.37ns COUT 44.96ns PO 51.16ns MMOUT 55.37ns COUT 44.96ns PO 51.16ns P1 38.52ns P2 52.86ns P3 56.32ns P4 57.71ns P5 56.25ns P6 57.81ns P5 56.25ns P6 57.81ns P5 56.01ns DEC0 55.47ns DEC1 59.86ns P7 P7 56.01ns DEC0 55.47ns DEC1 59.86ns						
DEC26b 43.64ns DEC27B 50.24ns DEC31B 56.36ns DEC26b 50.7cns DEC30B 50.36ns DEC31B 56.7sns DEC32B 50.7cns DEC33B 50.36ns DEC34B 52.78ns DEC32B 54.91ns DEC33B 50.36ns DEC34B 52.78ns DEC35B 53.81ns DEC365 53.74ns DEC37B 54.02ns DEC36B 57.10ns DEC39B 52.64ns CUT40B 49.78ns OUT41B 40.45ns OUT42B 49.49ns CUT43B 48.64ns OUT44B 45.70ns OUT45E 49.14ns CUT46B 51.01ns OUT47B 48.89ns  Tpzl_tse params: Vcc = 4.75V, Vih = 3.00V, Vil = 0.00V Limits: 1.00Cns minimum, 2C00.0ns maximum. TOUTA 55.47ns QOUTA 55.26ns TOUTE 55.09ns MMOUT 55.37ns COUT 44.96ns PO 51.16ns MMOUT 55.37ns COUT 44.96ns PO 51.16ns P1 38.52ns P2 52.86ns P3 56.32ns P4 57.71ns P5 56.25ns P6 57.81ns P7 56.01ns DEC0 55.47ns DEC1 59.86ns	DEC208					
DEC258						
DEC 298	DECZ6B					
DEC32B 53.81nS DEC365 53.74nS CEC37B 54.02nS DEC36B 57.10nS DEC39B 52.64nS CUT40B 49.78nS OUT41B 46.45nS OUT42B 49.49nS CUT43B 48.64nS OUT44B 45.70nS OUT45E 49.14nS CUT46B 51.01nS OUT47B 46.89nS  Tpzl_tse params: Vcc = 4.75V, Vih = 3.00V, Vil = 0.00V Limits: 1.00CnS minimum, 200.0nS maximum, TOUTA 55.47nS QOUTA 55.26nS TOUTE 55.09nS QOUTB 55.26nS MKTOUT 55.47nS MKOUTB 57.00nS MMOUT 55.37nS COUT 44.96nS PO 51.16nS MMOUT 55.37nS COUT 44.96nS PO 51.16nS P1 38.52nS P2 52.86nS P3 56.32nS P4 57.71nS P5 56.25nS P6 57.81nS P6 57.81nS P7 56.01nS DEC0 55.47nS DEC1 59.86nS	DEC298					
DEC35B 57.10ns DEC39B 52.64nS CUT40B 49.78nS OUT41B 46.45nS OUT42B 49.49nS CUT43B 48.64nS OUT44B 45.70nS OUT45E 49.14nS CUT46B 51.01nS OUT47B 46.89nS  Tpzl_tse params: Vcc = 4.75V, Vih = 3.00V, Vil = 0.00V Limits: 1.000nS minimum, 200.0nS maximum. TOUTA 55.47nS QOUTA 55.26nS TOUTB 55.09nS QOUTB 55.26nS MKTOUT 55.47nS MKOUTB 57.00nS MMOUT 55.37nS COUT 44.96nS PO 51.16nS P1 38.52nS P2 52.86nS P3 56.32nS P4 57.71nS P5 56.25nS P6 57.81nS P6 57.81nS P7 56.01nS DEC0 55.47nS DEC1 59.86nS	DEC326	54.91nS				
OUT418	DEC35B	53.81nS				
OUT418		57.10nS				
OUT478 46.89nS  Tpzl_tse params: Vcc = 4.75V, Vih = 3.00V, Vil = 0.00V  Limits: 1.00CnS minimum, 2CO.0nS meximum.  TOUTA 55.47nS QOUTA 55.26nS TOUTE 55.09nS  QOUTB 55.26nS MKTOUT 55.47nS MKOUTB 57.00nS  MMOUT 55.37nS COUT 44.96nS PO 51.16nS  P1 38.52nS P2 52.86nS P3 56.32nS  P4 57.71nS P5 56.25nS P6 57.81nS  P7 56.01nS DECO 55.47nS DEC1 59.86nS	0UT418	46.45nS				
OUT47B       46.89nS         Tpzl_tse params: Vcc = 4.75V, Vih = 3.00V, Vil = 0.00V         Limits: 1.00CnS minimum, 2CO.0nS maximum.         TOUTA       55.47nS QOUTA 55.26nS TOUTB         QOUTB       55.26nS MKTOUT 55.47nS MKOUTB         MMOUT       55.37nS COUT 44.96nS PO 51.16nS         P1       38.52nS P2 52.86nS P3 56.32nS         P4       57.71nS P5 56.25nS P6 57.81nS         P7       56.01nS DECO 55.47nS DEC1 59.86nS	OUT44B	45.70nS	0UT45E	49.14nS	CUT468	21.UIN3
Limits: 1.000nS minimum, 200.0nS maximum.  TOUTA 55.47nS QOUTA 55.26nS TOUTE 55.09nS  QOUTB 55.26nS MKTOUT 55.47nS MKOUTB 57.00nS  MMOUT 55.37nS COUT 44.96nS PO 51.16nS  P1 38.52nS P2 52.86nS P3 56.32nS  P4 57.71nS P5 56.25nS P6 57.81nS  P7 56.01nS DECO 55.47nS DEC1 59.86nS  P7 56.01nS DECO 55.47nS DEC1 59.86nS		48.89nS				
Limits: 1.000nS minimum, 200.0nS maximum.  TOUTA 55.47nS QOUTA 55.26nS TOUTE 55.09nS  QOUTB 55.26nS MKTOUT 55.47nS MKOUTB 57.00nS  MMOUT 55.37nS COUT 44.96nS PO 51.16nS  P1 38.52nS P2 52.86nS P3 56.32nS  P4 57.71nS P5 56.25nS P6 57.81nS  P7 56.01nS DECO 55.47nS DEC1 59.86nS  P7 56.01nS DECO 55.47nS DEC1 59.86nS						
Limits: 1.000nS minimum, 200.0nS maximum.  TOUTA 55.47nS QOUTA 55.26nS TOUTE 55.09nS  QOUTB 55.26nS MKTOUT 55.47nS MKOUTB 57.00nS  MMOUT 55.37nS COUT 44.96nS PO 51.16nS  P1 38.52nS P2 52.86nS P3 56.32nS  P4 57.71nS P5 56.25nS P6 57.81nS  P7 56.01nS DECO 55.47nS DEC1 59.86nS  P7 56.01nS DECO 55.47nS DEC1 59.86nS	Tpzl_tse	params: Vcc = 4	.75V, Vih	= 3.00V, Vil = 0	) • OOV	
TOUTA 55.47nS QOUTA 55.26nS TOUTE 55.09nS QOUTB 55.26nS MKTOUT 55.47nS MKOUTB 57.00nS MMOUT 55.37nS COUT 44.96nS PO 51.16nS P1 38.52nS P2 52.86nS P3 56.32nS P4 57.71nS P5 56.25nS P6 57.81nS P7 56.01nS DECO 55.47nS DEC1 59.86nS		1.000nS minimum	200.0n3	meximum.		55 00 5
QOUTB       55.26nS       MKTOUT       55.47nS       MKOUTB       57.00nS         MMOUT       55.37nS       COUT       44.96nS       PO       51.16nS         P1       38.52nS       P2       52.86nS       P3       56.32nS         P4       57.71nS       P5       56.25nS       P6       57.81nS         P7       56.01nS       DECO       55.47nS       DEC1       59.86nS			QOUTA			
MMOUT     55.37nS     COUT     44.96nS     PO     51.16nS       P1     38.52nS     P2     52.86nS     P3     56.32nS       P4     57.71nS     P5     56.25nS     P6     57.81nS       P7     56.01nS     DECO     55.47nS     DEC1     59.86nS       P7     56.01nS     DECO     55.47nS     DEC1     59.86nS		55-26nS	MKTOUT			
P1 38.52nS P2 52.86nS P3 56.32nS P4 57.71nS P5 56.25nS P6 57.81nS P7 56.01nS DECO 55.47nS DEC1 59.86nS P3			COUT			
P4 57.71ns P5 56.25ns P6 57.81ns P7 56.01ns DECO 55.47ns DEC1 59.86ns			P 2	52.86nS		
P7 56.01nS DECO 55.47nS DEC1 59.86nS						
17 04-5 DECA 46-660				55.47nS	CEC1	59.86nS
	DEC2	56.18nS	DEC 3	47.01nS	DEC4	46.66nS
55.16n					CEC7	55.16nS
0EC)						53.21nS
DEC8 52.6483 DEC7 57.0005 DEC13 47.090						47.09nS
DEC11 52.70n3 DEC12 57.47=5 PEC14 50.70n						50.70nS
DEC14 55.51ns DEC15 53.1/ns DEC16 50.70n	DEC14	55.51n2	פוטשע	JJ211113	<del>-</del>	

DEC17	51.62nS	05640			
DECZO	51.16nS	DEC18	50.38nS	CEC19	50.63nS
DEC23	50.38nS	DEC21	50.55ns	DEC22	52.68nS
DEC26	55.26ns	DEC 24	55.47nS	DEC25	55.97nS
DEC29	55.26nS	DEC 27	58.09nS	DEC28	55.72nS
DEC32	50.98nS	DEC30	59.62nS	DEC31	54.84nS
DEC35	52.89nS	DEC33	53.67nS	DEC34	58.63nS
DEC38	55.23ns	DEC36	57.07nS	DEC37	52.68nS
MOUT41		DEC39	45.42ns	MOUT40	47.69nS
MOUT44	49.21ns	MOUT 42	47.23ns	MOUT43	48.68nS
MOUT47	44.25ns	MOUT 45	48.01nS	MCUT46	50.13nS
DEC28	48.36nS	DECOB	55.69nS	CEC1E	56.54nS
DEC2B	59.12ns	DEC33	58.63nS	CEC4B	58.91nS
CECSB	59.33nS	DECSB	49.1Uns	CEC78	59.19nS
DEC118	53.42ns	DEC98	46.62nS	DEC10B	52.96nS
DEC148	52.50ns	DEC128	52.89nS	DEC13B	52.93nS
DEC17B	54.87ns	DEC15e	50.87nS	CEC168	56.68nS
DEC 208	56.32ns	DEC12B	55.65ns	DEC19B	56.01nS
DEC238	56.15ns	DEC218	55.97nS	DEC 22B	58.09nS
DEC258	56.08ns	DEC24B	55.90ns	CEC25B	57.74nS
	42.31ns	DEC 278	55.05nS	CEC 28B	55.19nS
DEC298	55.55ns	DEC306	57.39ns	DEC318	55.47nS
DEC328	53.35nS	DEC33B	54.73nS	CEC34B	
DEC35B	52.47ns	DEC36B	52.40nS	CEC378	51.37ns
DEC388	55.40nS	DEC39B	51.19nS	CUT4CB	52.57ns
0UT418	45.00ns	0UT428	48.25nS	OUT 43B	48 • 25 n S
CUT44B	44.36nS	CUT458	47.72nS	0UT468	47.40ns
0UT478	47.72nS			001408	49.35nS
T1 4					
Tpzl_tse		.00v, vit	= 3.00V, $vil = 0$	. CCV	
Limits:	I-UCLOS minimum	200.0ns	maximum.		
TOUTA	54.02nS	GOUTA	53.86nS	TOUTE	53.70nS
QOUTB	53.81ns	MKTOUT	54.38nS	MKOUTB	56.01ns
MMOUT	53.74ns	COUT	43.69nS	PO	50.24ns
P1	37.24ns	P 2	51.62mS	P3	55.26nS
P4	56.50nS	P 5	55.16nS	P6	56.61nS
P7	55.19nS	DECC	54.38nS	DEC1	
DEC 2	55.09nS	DEC3	46.06nS	DEC4	58.63nS 45.53nS
DEC5	58.20nS	DEC6	60.43nS	DEC7	4J.JJn5 5/ 04-5
DEC8	51-62nS	DEC9	46.59nS	DEC10	54.06nS 52.22nS
DEC11	51.69nS	DEC12	51.93nS	CEC13	
DEC14	54.13nS	DEC15	52.08nS	DEC16	45.99ns
DEC17	50.48ns	DEC18	49.46nS	CEC19	49.74ns
DEC20	50.13ns	DEC21	49.49ns	CEC 22	49.70ns
DEC23	49.42ns	DEC24	54.45nS	CEC25	51.44ns
DEC26	54.17nS	DEC27	57.07nS		54.77ns
CEC29	54.02ns	DEC3C	58.2CnS	DEC28	54.70ns
DEC32	49.78ns	DEC33	52.25nS	DEC31	53.81ns
DEC35	51.69nS	DEC36	56.01nS	DEC34	57.56nS
DEC38	53.67nS	DEC39		DEC 37	51.51nS
MOUT41	47.97ns	MOUT42	44.25ns	MOUT40	46.66nS
MOUT44	43.16nS	MOUT45	46.20nS	MOUT 43	47.65nS
MOUT 47	47.83nS	DECOB	46.94nS	MOUT46	48.75nS
DEC28	58.13nS		54.45nS	DEC18	55.30nS
DECSB	58.20nS	DEC3B	57.67nS	DEC48	57.88ns
DECSB	52.18nS	DEC6B	47.62ns	DEC7B	58.06nS
DEC118	51.55nS	DEC95	45.42ns	DEC108	51.93nS
DEC148		DEC128	51.79nS	DEC138	51.76nS
DEC178	53.53ns	DEC15B	49.81ns	DEC16B	55.62nS
DEC20B	55.33ns	DEC18B	54.77ns	DEC198	55.16nS
DEC238	55.30ns	DEC21B	55.12nS	DEC22B	56.78nS
066578	55.23ns	DEC 24B	54.70nS	DEC25B	56.57nS

```
54.09nS
                                                            DEC28B
                                              54.02nS
                              DEC278
                                                                            54.48nS
                 41.2anS
                                                            CEC31B
 DEC268
                                              55.97nS
                              DEC 308
                                                                            50.20nS
                 54.48n5
                                                            DEC348
 DEC298
                                               53.35nS
                              DEC338
                                                                            51.40nS
                 52.01nS
                                                            DEC37B
 DEC32B
                                               51.16nS
                               DEC366
                                                                            47.01nS
                 51.33nS
                                                            OUT 405
 DEC358
                                               50.06nS
                               3EC398
                                                                            46.38nS
                 53.78nS
                                                            OUT 43B
DEC388
                                               47.23nS
                               OUT 425
                                                                            48.01nS
                 43.79nS
                                                            OUT468
 OUT416
                                               46.77nS
                               0UT453
                 43.33nS
 OUT448
                 46.6603
 OUT47B
 Tpzl_tse paraπs: Vcc = 5.25V, Vih = 3.00V, Vil = 0.00V
                                200.0rS maximum.
           1.000nS minimum/
                                                                             52.47nS
                                                             TOUTB
 Limits:
                                               52.64nS
                               BOUTA
                                                                             55.19nS
                  52.86nS
                                                             MKOUTE
 TOUTA
                                               53.63nS
                               MKTOUT
                                                                             49.46nS
                  52.65nS
                                                             PO
 COUTS
                                               42.77nS
                               COUT
                                                                             54.45nS
                  52.47nS
MMOUT
                                                             Р3
                                               50.6cmS
                               P 2
                                                                             55.51nS
                  36.22nS
                                               54.41nS
                                                             P6
  P1
                               P5
                                                                             57.49nS
                  55.51nS
                                                             DEC1
  P4
                                                53.32nS
                               DECO
                                                                             44.68nS
                  54.41nS
                                               45.00n3
                                                             DEC4
  P7
                               DEC3
                  54.09nS
                                                                             52.93nS
                                                             DEC7
                                               59.19nS
  DEC 2
                               DEC6
                  57.07nS
                                                                             51.26nS
                                                             DEC10
                                                45.49nS
  CEC5
                               DEC9
                                                                             45.00nS
                  50.63mS
                                                             DEC13
  DEC8
                                                51.01nS
                                DEC12
                                                                             48.86nS
                  50.80nS
                                                             CEC16
  DEC11
                                                51.19nS
                                DEC15
                                                                              48.86nS
                  53.00nS
                                                             DEC19
  DEC14
                                                48.64nS
                                DEC15
                                                                              50.41nS
                  49.53nS
 DEC17
                                                             DEC22
                                                48.75nS
                                DEC 21
                                                                              53.70nS
                  49.35nS
                                                              DEC25
  DEC20
                                                53.46nS
                                DEC24
                                                                              53.67nS
                  46.50nS
                                                              DEC28
  DEC23
                                                56.04nS
                                DEC27
                                                                              52.89nS
                  53.17nS
                                                              CEC31
  DEC26
                                                57.07ns
                                DECIO
                                                                              56.43nS
                  53.24nS
                                                              DEC34
  DEC29
                                                51.05nS
                                DEC33
                                                                              50.45nS
                   48. ¿2ns
                                                              DEC 37
  DEC32
                                                54.91ns
                                DEC30
                                                                              45.78nS
                   50.63nS
                                                              MOUT40
  DEC35
                                                43.19nS
                                DECSE
                                                                              46.66nS
                   52.43nS
                                                              MOUT43
  CEC38
                                                 45.32nS
                                MOUT42
                                                                              47.62nS
                   47.01nS
                                                              MOUT46
  MOUT41
                                                 46.06nS
                                MOUT45
                                                                              54.20nS
                   42.24nS
                                                              DEC18
 . MCUT44
                                                 53.35nS
                                 DECCE
                   45.91nS
                                                                               56.82nS
                                                              DEC4B
   MOUT47
                                                 56.64n3
                                 DEC3B
                                                                               57.10nS
                   57.14nS
   DEC28
                                                              CEC76
                                                 46.45nS
                                 DEC65
                                                                               50.98nS
                   57.24nS
                                                               CEC1C8
   DEC5B
                                                 44.39nS
                                 5=045
                                                                               50.91nS
                   51.1ons
                                                               DEC13B
   DECSB
                                                 50.91n3
                                 DEC128
                                                                               54.66nS
                   50.3905
                                                               CEC16B
   DEC113
                                                 48.32n3
                                                                               54.38nS
                                 DEC156
                   52.32nS
                                                               DEC198
   DEC 145
                                                 53.92nS
                                 ยอด15อิ
                                                                               55.72nS
                   54.43nS
                                                               DEC22B
   DEC178
                                                 54.31nS
                                 DEC 216
                                                                               55.58hS
                   54.46nS
                                                               DEC25B
   DEC203
                                                 53.67mS
                                 DEC248
                   54.41nS
                                                                               53.17nS
                                                               CECZEB
   DEC 236
                                                 53.03nS
                                 DEC27B
                                                                               53.39nS
                   40.39nS
                                                               CEC31B
  - DEC26B
                                                  54.3CnS
                                                                               49.17nS
                                 DEC305
                    53.46nS
                                                               DEC34B
   CEC293
                                                  52.15nS
                                 DEC335
                    50.77nS
                                                                                50.31nS
                                                               CEC37B
   DEC32b
                                                  50.2ún3
                                 DEC365
                                                                                46.06nS
                    50.31nS
                                                               CUT40B
   DEC35B
                                                  49.10nS
                                                                                45.46nS
                                 DEC393
                    52.47nS
                                                               CUT43B
   DEC365
                                                  46.24nS
                                 0UT428
                                                                                46.87nS
                    42.70nS
                                                                CUT46B
                                                  45.81n5
   0UT418
                                  DUT 455
                    42.31nS
   CUT448
                    45.75nS
   OUT473
  .Tpzl_tse params: Vcc = 5.50V, Vih = 3.00V, Vil = 0.0GV
                                   20C.OrS maximum.
                                                                                51.47nS
              1.000nS minimum/
                                                                TOUTE
                                                  51.72nS
    Limits:
                                  COUTA
                                                                                54.24nS
                    51.86nS
                                                                MKOUTB
    TOUTA
                                                  52.78nS
                                                                                48.75nS
                                  MKTOUT
                    51.62nS
                                                                PO
                                                  41.81nS
    COUTB
                                                                                53.78nS
                                  COUT
                    51.37nS
                                                                P3
    MMOUT
                                                  49.7CnS
                                                                                 54.59nS
                                  P2
                    35.33n5
                                                                P 6
    P 1
                                                   53.63nS
                                  P 5
                                                                                 56.64nS
                    54.57nS
                                                                SEC1
                                                   52.47nS
    P4
                                                                                 43.79nS
                                  DECO
                    53.67nS
                                                                DEC4
    P7
                                                   44.18nS
                                  DEC3
                                                                                 52.01nS
                    53.07nS
                                                                DEC7
    DEC2
                                                   58.2CnS
                                  DEC6
                     56.40nS
   . DECS
```

DEC8	49.85nS	DEC9	44.64ns	CEC10	50 /1-0
DEC11	50.02ns	DEC12	50.24ns	DEC13	50.41nS
DEC14	52.04ns	DEC15	50.41nS		44.25ns
DEC17	48.71ns	DEC18	47.90ns	DEC16	48.15nS
DEC2C	48.61nS	DEC 21		DEC19	48.25nS
DEC23	47.90nS		48.01ns	DEC22	49.53nS
DEC26	52.25nS	DEC 24	52.57nS	CEC25	52.78nS
C E C 2 9		DEC27	55.26nS	DEC 28	52.75ns
	52.50ns	DEC30	56.11nS	CEC31	52.01ns
DEC32	47.97ns	0EC33	50.2CmS	DEC34	55.47nS
DEC35	49.72ns	DEC36	54.06ns	DEC37	49.60nS
DEC38	51.33ms	DEC39	42.24ns	MOUT40	44.96nS
MOUT41	40.2Uns	MOUT42	44.54ns	MOUT43	45.99ns
MOUT44	41.35nS	MOUT45	45.28nS	MOUT46	46.73nS
MOUT47	40.Û9n\$	DECCB	52.5CmS	DEC1E	53.39nS
DEC2E	36.25nS	DEC36	55.72nS	DEC48	
DEC58	56.54nS	DECCE	45.42nS	DEC76	55.97ns
DECSB	50.38nS	DEC93	43.62nS	DEC108	56.22ns
DEC11E	49.55nS	050128	50.06mS		50.24ns
DEC14a	51.33ns	SEC158	47.97ns	CEC13B	50.06nS
CEC178	53.01nS	DEC188		DEC 168	53.99nS
DECZOB	53.75nS	DEC218	53.28n3	CEC199	53.70ns
DEC23B	53.74ns	DEC215	53.63nS	DEC228	54.91nS
DEC268	39.54nS		52.73ns	CEC253	54.80nS
DEC296	52.61nS	050275	52.11ns	DEC 288	52.22ns
DEC328		DEC308	53.81ns	DEC318	52.54nS
DEC35a	49.85nS	DEC338	51.2cns	CEC348	48.29ns
	49.42nS	050368	49.17nS	DEC37B	49.42nS
DEC385	51.40nS	D£C398	43.11ns	CUT4CB	45.10nS
OUT 41 6	41.86nS	0UT428	45.46nS	CUT43B	44.68nS
0UT443	41.49nS	OUT 458	44.9ons	CUT46B	45.92nS
OUT473	45.00ns		-		4707E113

Temp: 25 Ser #: 3 Page: 3

Post Jou					
Tozh tse	params: Vcc = 4.5	30v, Vit =	: 3.00V, Vil = 0.	OCA	
Limits:	1.000nS minimum/	200.0E3	M S X T M O M P	TOUTS	66.06nS
TOUTA	65.00mS	QOUTA	65.0CnS	MKOUTE	72.93nS
QOUTB	65.00nS	MKTOUT	71.79nS	PO	67.30nS
MMOUT	63.86nS	COUT	63.02nS	P3	71.72nS
P1	47.90nS	P 2	62.27nS	P6	67.90nS
P4	67.23nS	P 5	71.41nS	0501	74.59nS
P 7	71.69nS	DECD	71.76nS	DEC4	63.26nS
DEC2	72.57nS	DEC3	63.58nS	DEC7	71.41nS
DEC5	74.87nS	DECE	72.08nS	DEC10	69.56nS
DECS	68.57nS	DEC9	64.50nS	DEC13	63.72nS
DEC11	68.75nS	DEC12	69.07nS 69.25nS	CEC16	67.19nS
DEC14	55.77nS	DEC15	65.52nS	CEC19	67.33nS
DEC17	66.84nS	DEC18	66.98nS	DEC55	63.97nS
DEC20	67.55nS	DEC21 DEC24	71.76nS	DEC25	71.65nS
DEC23	67.12nS		73.95nS	CEC28	72.25nS
DEC26	71.44nS	DEC27	70.20nS	DEC31	72.25nS
_DEC29	72.11nS	DEC30	63.93nS	DEC34	75.19nS
CEC32	68.43nS	DEC33	73.39nS	DEC37	68.64nS
DEC35	69.75nS	DEC35 DEC39	63.26nS	MOUT40	64.61nS
DEC38	66.56nS	MOUT42	63.28cnS	MOUT 43	64.82nS
MOUT41	64.06nS	MOUT42	c4.61nS	MOUT46	61.71nS
MOUT44	60.3ons	DECOB	71.41nS	CEC19	72.68nS
MOUT47	65.00nS	DEC33	74.52nS	DEC48	74.87nS
DEC 2B	75.16nS	DECES	60.8onS	CEC7B	74.84nS
DEC58	75.55nS	DEC93	62.77nS	DEC103	69.49nS
- DEC88	o8.93nS	DEC128	66.75nS	CEC13B	68.64nS
DEC11B	68.29nS	DEC158	67.51nS	DEC168	70.94nS
DEC148	66.06n\$	DEC 188	. 71.58nS	DEC198	71.62nS
DEC17B	70.91nS	050218	71.37nS	DEC22B	69.00nS
DEC 20B	71.16nS	DEC246	71.51nS	DEC25B	72.71nS
DEC23B	71.23nS	DEC278	72.18nS	CECZEB	72.11nS
DEC26B	58.27nS	DEC308	03.5CnS	DEC318	72.79nS
DEC295	71.41nS	DEC338	71.72n5	CEC34B	63.04nS
CEC32B	68.89nS	DEC366	65.61nS	CEC378	68.29nS
DEC358	69.10nS	DEC398	68.68nS	OUT4CB	64.15nS
DEC38B	66.56nS	OUT 428	64.22nS	CUT43B	63.58nS
OUT415	61.17nS	OUT 455	c4.01nS	CUT 46B	60.43nS
OUT44B	60.89nS	001455			
OUT47B	64.89nS params: Vcc = 4	75V. Vit	$= 3.00 \text{V} \cdot \text{Vil} =$	0.00V	
	params: VCC - 4	. 200 Or	S maximum.		
Limits:	1.00CnS minimum	QOUTA	62.73nS	TOUTB	63.51nS
TOUTA	62.73nS	MKTOUT	68.6EnS	MKOUTE	69.95nS
COUTB	62.73nS	COUT	59.62nS	PO	64.57nS
MMOUT	61.81nS	P2	60.25nS	Р3	68.71nS
- P1	42.80nS	P 5	68.68nS	P6	65.67nS
P 4	65.COns		68.68nS	DEC1	71.69nS
P7	68.75nS	DECO	60.68nS	DEC4	60.32nS
DEC2	69.14nS	DEC3	69.25nS	DEC7	68.29nS
DEC5	71.83nS	DECO	61.32nS	DEC10	66.52nS
DEC8	65.67nS	DEC9	66.27nS	DEC13	60.71nS
DEC11	66.10nS	DEC12	66.27nS	DEC16	64.36nS
DEC14	64.22nS	DEC15	63.65nS	CEC19	64.54nS
DEC17	64.15nS	DEC18	64.22nS	DECSS	61.71nS
DECZO	64.61nS	DEC 21	04.66113	2000	

DEC23	64.08ns	DEC 24	49 75-6		
DEC26	68.36nS	DEC 27	68.75nS 71.12nS	DEC 25	68.71ns
DEC29	68.68nS	DEC30	67.69nS	DEC 28	69.25nS
CEC32	65.32ns	DEC33	65.92nS	CEC31	69.14nS
DEC35	66.59ns	DEC36	70.27ns	CEC34	72.01ns
DEC38	63.79ns	DEC39	59.30ns	DEC 37	65.74ns
MOUT41	61.53nS	MOUT 42	60.39nS	MOUT40	61.32nS
MOUT44	57.60nS	MOUT45	61.60nS	MOUT 43	62.02ns
MOUT47	52.13nS	DECOB	68.40nS	MOUT46	59.05nS
CEC2B	72.25nS	DEC35	71.55nS	DEC18	69.49nS
DEC58	72.33ns	DEC68	58.27ns	DEC4E	71.94ns
DECáB	ob.10nS	DEC93	59.79nS	CEC7E	71.87ns
DEC118	65.53nS	DEC123	65.81nS	DEC108	66.80nS
DEC148	o3.55nS	DEC15B	64.33nS	DEC138	65.74nS
DEC178	68.29nS	ῦΞC18B	68.68nS	DEC16B	68-40nS
DEC20a	08.54nS	DEC 218	68.54nS	DEC19B	68.89nS
DEC23B	68.57ns	DEC248	68.04nS	DEC22B	66.52nS
DEC268	55.55nS	DEC 276	69.14nS	CEC25B	69.99ns
DEC298	08.43nS	DEC308	65.85ns	DEC 288	68.64nS
DEC32B	60.02ns	DEC338	68.29nS	DEC318	69.49ns
DEC35B	66.02ns	DEC36B	65.53nS	CEC34B	65.00ns
DEC38B	¢3.86nS	DEC398	65.53nS	DEC378	65.32ns
. OUT418	58.17ns	CUT428	61.56nS	OUT4CB	61.14ns
OUT44E	57.92ns	OUT458	61.00nS	CUT43B	60.78ns
OUT478	61.60nS	00.450	C1.00h3	CUT4¢B	57.92ns
Tpzh_tse	params: Vcc = 5	5.00V. Vih :	= 3 000 - 441 - 7	0.00v	
Limits:	1.00CnS minimum	200.Ons	meximum.	J. UUV	
TOUTA	60.47nS	QOUTA	60.47nS	TOUTE	
COUTB	60.47nS	MKTOUT	66.20nS	TOUTE Mkoutb	61.17ns
MMOUT	59.69ns	COUT	56.93nS	20	67.58nS
P1	39.86nS	P 2	58.52ns	P3	62.34nS
· P4	62.34nS	P5	66.45nS	P6	66.56nS
P7	66.56ns	DECO	c5.92nS	DEC1	62.70ns
DEC2	66.84nS	DECE	58.41nS	DEC4	69.14ns
DEC5	69.49nS	DECE	65.95nS	DEC 7	58.20ns
DEC8	63.30n5	DEC9	58.95nS	DEC 10	65.74ns 64.29ns
CEC11	63.7ons	DEC 12	63.36nS	DEC13	58.48nS
CEC14	61.95nS	DEC15	04.01nS	DEC16	62.09ns
ūēC17	02.0ons	DEC18	61.49nS	DEC19	62.34nS
CEC20	62.45nS	DEC21	61.99ns	05022	
DEC23	ol.čánS	DEC 24	66.2ûns	CEC 25	59.72ns 66.31ns
DEC26	65.74nS	DEC27	68.71nS	DEC28	66.87nS
DEC29	06.17ns	DEC30	65.32nS	DEC31	66.66nS
DEC32	62.63nS	DEC33	63.48nS	DEC34	69.49nS
DEC 35	64.1ans	DEC36	67.79nS	CEC37	63.19nS
DEC38	61.39nS	DEC39	56.71ns	MOUT40	58.98nS
MOUT41	59.19nS	MOUT42	58.77nS	MOUT 43	59.69nS
MOUT44	55.47nS	MOUT 45	59.23nS	MOUT46	57.00ns
MOUT47	o0.15ns	DECCB	65.71nS	CEC18	67.16nS
DEC2B	69.60nS	DEC3B	69.21nS	DEC48	69.53nS
DEC5B	69.71ns	DEC68	56.04nS	CEC78	69.53nS
DEC88	63.79nS	DEC98	57.67nS	CEC10B	64.50ns
DEC11B	63.1cnS	DEC12B	63.4CmS	CEC13B	63.48nS
DEC148	61.17nS	DEC15B	61.85nS	DEC16B	66.31nS
DEC17B	66.13ns	DEC18B	66.59nS	CEC19B	66.70nS
DEC 20B	66.41nS	DEC218	66.34nS	DEC228	64.33nS
DEC238	66.41nS	DEC248	66.06nS	CEC25B	67.69nS
DEC268	53.00nS	DEC27e	66.8CnS	DEC 2 & B	66.13nS
DEC29B	65.85nS	DEC30B	63.40nS	CEC31B	67.16nS
· DEC32B	63.48nS	DEC33B	65.74nS	CEC34B	62.70nS
					05.1003

```
62.91nS
                                                            DEC37B
                                              63.02nS
                              DEC36B
                 63.55nS
                                                                            58.94nS
 DEC35B
                                                            OUT408
                                              63.09nS
                              DEC398
                 61.32nS
                                                                            58.55nS
 CEC36B
                                                            CUT43B
                                              59.19nS
                              OUT42B
                 56.01nS
                                                                            55.86nS
 OUT418
                                                            CUT 46B
                                              58.73nS
                              OUT455
                 55.72nS
 OUT44B
                 59.23ns
_OUT47B
 Tpzh_tse params: Vcc = 5.25V, Vit = 3.00V, Vil = 0.00V
                                200.0nS maximum.
           1.000nS minimum/
                                                                            58.66nS
 Limits:
                                                            TOUTB
                                               57.35nS
                               JOUTA
                 58.17nS
                                                                            65.46nS
 ATUOTA
                                                            MKOUTB
                                               63.94nS
                               MKTOUT
                 55.0on$
                                                                            60.47nS
 COUTB
                                                            PO
                                               54.98nS
                               COUT
                 54.80nS
                                                                            64.61nS
 TUOMM
                                                            P3
                                               57.00mS
                               P2
                 38.25ns
                                                                            59.94nS
 P 1
                                                            P6
                                               64.40nS
                               P 5
                 59.C5nS
                                                                            66.87nS
 P4
                                                            DEC1
                                               63.65nS
                               DECC
                 64.60mS
                                                                             56.25nS
 P7
                                               56.4CnS
                                                            DEC 4
                               DEC3
                 04.54nS
                                                                            63.48nS
DEC2
                                                            DEC7
                                               61.85nS
                               DEC 6
                 66.90nS
                                                                             62.34nS
 DECS
                                                            DEC10
                                               57.17nS
                               DEC9
                 61.17nS
                                                                             56.78nS
 DEC8
                                               61.78nS
                                                             DEC13
                               05012
                 61.60nS
                                                                             60.32nS
 DEC11
                                                             DEC16
                                               52.06nS
                               DEC15
                 59.65nS
                                                                             60.43nS
 SEC14
                                                             CEC19
                                               59.58nS
                               DEC18
                  60.11ns
                                                                             57.92nS
 DEC17
                                                             CEC22
                                               60.11nS
                               DEC21
                  c0.54nS
                                                                             63.94nS
 DEC20
                                                             CEC25
                                               63.79nS
                               DEC24
                  50.0anS
                                                                             64.89nS
CEC23
                                                             CECSE
                                               66.66nS
                               DEC27
                  o3.58nS
                                                                             64.57nS
  DEC26
                                                             DEC31
                                                £1.00mS
                               DEC30
                  64.08nS
                                                                             67.26nS
_ DEC29
                                                             CEC34
                                                61.32nS
                                DEC33
                  60.47nS
                                                                             61.10nS
  DEC32
                                                             CEC37
                                                55.78nS
                                DEC36
                  62.0onS
                                                                             57.07nS
  DEC35
                                                             MOUT40
                                                54.87nS
                                DEC39
                  59.23nS
                                                                              57.63nS
  DEC38
                                                             MOUT 43
                                                56.6En$
                                MOUT42
                  56.93nS
                                                                              52.01nS
  MOUT41
                                                              MOUT46
                                                57.24nS
                                MOUT45
                  53.56nS
                                                                              64_89nS
  MOUT 44
                                                              DEC15
                                                63.51nS
                                DECCS
                  58.27ns
                                                                              67.23nS
  MOUT47
                                                              CEC48
                                                66.37nS
                                DEC3E
                  66.87nS
                                                                              67.26nS
  DEC26
                                                              DEC78
                                                49.74nS
                                DEC65
                  67.26ns
                                                                              62.27nS
  DEC58
                                                              DEC10B
                                                55.76nS
                                DEC98
                                                                              61.46nS
                  61.63nS
 - CECSB
                                                              CEC13B
                                                61.39nS
                                DEC128
                  61.03nS
                                                                              64.15nS
  DEC118
                                                              DEC16B
                                                59.79nS
                                DEC158
                  58.34nS
                                                                              64.40nS
  DEC14B
                                                              DEC19B
                                                64.61nS
                                DEC188
                  54.04nS
                                                                              60.86nS
  DEC178
                                                              DEC 228
                                                64.54nS
                                DEC213
                                                                              65.39nS
                   64.15nS
  CECZCB
                                                              CEC25B
                                                53.83nS
                                DEC24B
                   64.43nS
                                                                              63.94nS
  CEC23B
                                                              CEC28B
                                                04.57nS
                                DEC278
                                                                              65.17nS
                   50.66nS
  CEC26B
                                                              DEC318
                                                50.76nS
                                DEC30B
                   53.4cmS
                                                                              60.57nS
  DEC29B
                                                              DEC34B
                                                63.7cmS
                                DEC33B
                   61.32nS
                                                                              60.68nS
  DEC326
                                                              DEC37B
                                                60.89nS
                  61.32nS
                                DECSSE
                                                                              57-07nS
  DEC358
                                                              CUT40B
                                                 61.03nS
                                DEC396
                   58.84nS
                                                                              56.61nS
 - DEC38B
                                                              OUT438
                                                 57.07nS
                                OUT428
                   53.99nS
                                                                               54.02nS
  CUT41B
                                                              OUT 468
                                                 56.00nS
                                 0UT453
                   53.81nS
  CUT446
                   57.35nS
  Tpzh_tse params: Vcc = 5.50V, Vih = 3.00V, Vil = 0.00V
                                  200.0nS maximum.
             1.00CnS minimum/
                                                                               54.84nS
   Limits:
                                                               TOUTB
                                                 54.52nS
                                 COUTA
                   54.24nS
                                                                               61.60nS
   TOUTA
                                                               MKOUTB
                                                 61.21nS
                                 MKTOUT
                   54.41nS
                                                                               58.91nS
   COUTE
                                                               PO
                                                 53.28nS
                                 COUT
                   53.00nS
                                                                               62.13nS
   MMOUT
                                                               P3
                                                 51.93nS
                                 P 2
                   36.93nS
                                                                               57.67nS
 - P1
                                                               P6
                                                 61.78nS
                                 P 5
                   57.24nS
                                                                               62.63nS
   P4
                                                               CEC1
                                                 61.60nS
                                 DECO
                   62.63ns
                                                                               49.42nS
   P7
                                                               DEC4
                                                 50.13nS
                                 DEC3
                   61.60nS
                                                                               61.14nS
   DEC 2
                                                               DEC7
                                                 60.18nS
                                 DEC6
                   62.38nS
                                                                               60.08nS
   DEC5
                                                               DEC 1 C
                                                 55.47nS
                                 DEC9
                   59.09nS
                                                                               50.34nS
   DECd
                                                               DEC13
                                                 59.51nS
                                 DEC12
                   58.94nS
                                                                               58.52nS
   DEC11
                                                               DEC16
                                                 60.11ns
                                 DEC15
                   55.79nS
                                                                               58.77nS
   DEC14
                                                               DEC19
                                                 58.0on$
                                 DEC18
                   58.48nS
                                                                                52.43nS
   DEC17
                                                               DECSS
                                                 58.48nS
                                 DEC21
                   56.87nS
```

T DEC20

DEC23	•	58.41nS	DEC 24	61.60nS	DEC 25	60.54nS
DEC26		61.60nS	DEC27	62.34nS	DEC28	62.31nS
DEC29		62.31nS	DEC30	58.87nS	CEC31	62.63nS
DEC32		58.55nS	DEC33	58.24nS	CEC34	62.91nS
DEC35		60.08nS	DEC36	62.34nS	DEC37	58.91nS
DEC38		54.38nS	DEC39	53.28nS	POUT40	54.45nS
MOUT41		53.88nS	MOUT42	54.13nS	POUT43	55.26nS
MOUT44		46.94nS	MOUT 45	5 <b>3.1</b> CnS	MOUT46	50.02nS
MOUT47		56.40nS	SECOE	61.6CnS	CEC18	62.06nS
DEC28		62.45n5	DEC3e	62.31nS	DEC48	62.59nS
DEC58		63.44nS	DEC 6 è	47.9cmS	CEC78	63.40nS
DEC86		59.33nS	DEC9B	49.14nS	DEC1CE	59.69nS
DEC118		58.55nS	DEC125	59.33nS	CEC13B	59.12nS
DEC148		55.16nS	DEC158	59.0cm3	DEC16B	60.93nS
DEC178		60.93ns	DEC189	61.60n3	CEC19B	61.03nS
DECZOB		61.6CnS	DEC218	61.5CnS	CEC22B	58.48nS
0EC23B		61.60nS	DEC248	61.3955	DEC 258	61.35nS
DEC26B		44.70nS	55C275	61.63nS	DEC28B	62.17nS
CEC298		61.21nS	DEC308	57.46nS	CEC318	63.02mS
DEC326		59.19nS	DEC336	c1.71nS	DEC348	58.38nS
DEC358		58.98nS	DEC3:8	5 <b>0.</b> 62nS	DEC37B	56.68n\$
CEC388		54.34nS	DEC39t	59.05mS	CUT 4CB	53.10nS
001418		51.97ns	0UT428	54.55nS	CUT43P	52.54nS
CUT448		51.93nS	001-25 00145e	53.07nS	CUT468	48.39nS
0UT476		54.87nS	Q 0 1 7 3 C	2200	- <del>-</del> ·	
	PASSED	all tests.				
Cevice	L # 2 2 E D	OTT (6:(2.				

JPL Beta-12 A128C FPGA Temp: 25 Ser #: 3

22-JUN-1992 12:47:15.80 Catecode: 9143 Page: 4

Source file: Beta12.C:H44

Post 500 hrs

Tolhek pa	arams: Vcc = 4.5C	/, Vih =	3.00v, Vil = 0.00V		
Limits:	1.00CnS minimum/		S maximum.		
90	31.20nS	21	35.74nS	<b>Q</b> 2	33.02nS
Q3	36.52nS	Q08	33.93nS	Q1B	36.94nS
Ç28	34.68nS	€3B	33.3ênS	TOUTA	30.22nS
QOUTA	17.40nS	TOUTE	28.95nS	COUTE	17.33nS
MKTOUT	21.65nS	MKCUTB	21.63nS	MMOUT	70.37nS
		PO	65.89nS	P1	84.15nS
COUT	70.19nS				107.9ns
. P2	93.85nS	P3	107.7nS	P4	
P 5	133.2ns	P6	142.9nS	P7	131.4ns
DECO	53.42nS	DEC1		CECS	60.10ns
DEC3	64.56nS	DEC4	69.34nS	CEC5	63.97nS
DEC6	59.61nS	DEC7	61.53nS	DEC8	53.85nS
DEC9	54.97nS	DEC10	60.00nS	DEC11	53.31nS
DEC12	53.96nS	DEC13	56.08nS	DEC14	58.83nS
DEC15	54.47nS	DEC16		DEC17	61.01nS
DEC18	59.84nS	DEC19	60.80nS	CECSO	58.70nS
DEC21	60.06nS	DEC22	55.98nS	DEC 23	59.95nS
DEC24	66.17nS	DEC25	68.87nS	DEC26	62.15nS
DEC27	69.34nS	DEC28	69.34nS	DEC29	62.41nS
DEC30	66.56nS	DEC31	70.94nS	DEC32	71.67nS
DEC33	68.25nS	DEC34	77.38nS	DEC35	69.67nS
DEC36	69.80nS	DEC37	74.91nS	DEC38	69.65nS
DEC39	69.34nS	MOUT40	86.J2n <b>S</b>	MOUT41	87.65nS
MOUT42	81.6£nS	MOUT43	79.58nS	MOUT44	74.06nS
MOUT45	76.13nS	MOUT46	79.87nS	MOUT47	74.91nS
- DECOB	59.01ns	DEC1B	61.61ns	CEC2B	61.68nS
DEC36	58.86nS	DEC4B	58.54nS	DEC5B	58.57nS
DEC68	61.45nS	DEC7B	60.85nS	DEC86	50.97nS
DEC98	52.22nS	060108	53.98nS	DEC11B	54.89nS
	50.40nS	DEC13B	51.85nS	CEC148	51.57nS
DEC128		DEC165	60.21nS	CEC178	58.29nS
JEC158	60.70nS		58.83nS	DECSCB	56.34nS
DEC188	58.54nS	0EC198		DEC23B	55.77ns
DEC218	58.54nS	DEC 22B	58.6CmS		
DEC24B	£1.32nS	DEC25B	53.07ns	DEC26B	52.81nS
DEC278	54.73nS	DEC268	61.61nS	DEC29B	58.73nS
- DEC3GB	52.99nS	DEC318	56.34nS	CEC32B	58.47nS
DEC33B	59 <b>.</b> 95nS	DEC34E	58.29nS	DEC35B	58.86nS
DEC36B	58.83nS	DEC378	5 <b>7.9</b> 2nS	CEC388	55.20nS
DEC39B	60.78nS	OUT40B	8J.72nS	OUT41B	66.59nS
OUT425	74.60nS	0UT436	77.17nS	OUT44B	79.87nS
OUT458	75.72nS	OUT468	70.58nS	0UT47B	75.74nS
Inlack as	aname: Vcc = 4 75	V. Vih =	3.00V, Vil = 0.00	v	
•			S maximum.	•	
Limits:	1.00CnS minimum/		34.21nS	Q 2	32.01nS
- 00	29.73nS	Q1			
<b>Q</b> 3	34.39nS	Q0B	32.53nS	C1B	35.35nS
QZB	33.23nS	Q3B	31.72nS	TOUTA	28.95nS
ATUOP	16.44nS	TOUTB	27.73nS	BTUOP	16.39nS
MKTOUT	20.72nS	MKOUTB	20.70nS	MMOUT	67.57nS
COUT	67.42nS	Р0	63.60nS	P1	81.45nS
P2	90.08nS	Р3	104.0nS	P4	104.1nS
P 5	128.7nS	P6	137.2nS	P7	126.9nS
DECO	61.19nS	DEC1	63.27nS	DEC2	57.84nS
DEC3	62.46nS	DEC4	66.98nS	DECS	61.89nS
0.00	06.40113	0007	001/0113		01107113

DEC6	57.48nS	DEC7	59.53nS	CEC8	51.72ns
DEC9	53.72nS	DEC10	57.84nS	DEC11	50.81nS
DEC12	52.19nS	DEC13	54.01nS	DEC14	56.83nS
DEC15	52.06ns	DEC16			
			58.29nS	DEC 17	59.01ns
DEC18	57.9ûns	DEC19	58.78nS	DEC 20	56.63nS
DEC21	58.00ns	DEC22	54.0snS	CEC23	58.00nS
DEC24	64.04nS	DEC 25	66.72nS	CEC26	60.36nS
DEC27	67.44ns	SEC28	67.13nS	DEC29	60 <b>.1</b> 8nS
DEC30	64.25nS	DEC31	63.51nS	DEC32	69.23nS
DEC33	66.07nS	DEC34	75.04nS	CEC35	67.47nS
DEC36	67.42nS	DEC37	72.73nS	CEC38	67.44nS
DEC39	60.95nS	MOUT45	£3.16nS	MOUT41	34.77nS
MOUT42	79.04nS	MOUT 43	77.07nS	MOUT 44	71.57nS
MOUT45	73.56nS	MOUT46	77.22nS	MOUT47	71.93nS
CECOL	56.78nS	DEC1a	59.66nS	CEC2B	59.35nS
DEC3B	57.01nS	DEC48	56.6CnS	CECSE	56.16nS
DEC66	55.91nS	DEC7E	52.60nS	DEC88	49.10ns
DEC98	50.37nS	DEC105	52.14nS	DEC115	52.48nS
DEC12B	48.45nS	DEC13E	49.8£n5	DEC14B	49.67nS
DEC15B	58.52nS	DEC158	5ĉ.13nŝ	DEC178	55.85nS
DEC18B	56.91nS	DEC19B	57.17nS	CECSOB	54.55nS
DEC216	56.55nS	DEC225	56.44nS	DEC238	53.85nS
DEC246	59.14nS	0EC258	51.13nS	CEC268	50.92nS
-					
DEC278	52.68n8	DEC 283	59.32ns	CEC29B	56.63nS
DEC30B	51.05nS	DEC315	54.24ns	CEC32B	56.37nS
DEC33B	57.59nS	DEC348	56.34nS	DEC35B	56.70nS
DEC368	56.63nS	0EC375	55.82n\$	C E C 3 8 B	53.31nS
DEC398	53.44nS	0 <b>UT</b> 408	78.34nS	OUT 418	63.89nS
0UT428	71.70nS	CUT435	74.45nS	CUT44B	77.22nS
CUT458	73.23nS	OUT46B	6d.25nS	CUT47B	72.94nS
.Tolhok o	arams: Vcc = 5.00	.V. Vih = 3	S_GCV	۵v	
	arams: Vcc = 5.0			0 <b>v</b>	
Limits:	1.00CnS minimum	200.0nS	maximum.		30 07as
Limits: CO	1.000ns minimum, 28.56ns	200.0ns U1	maximum. 33.07nS	Ç2	30.97nS
Limits: QO Q3	1.00CnS minimum, 28.56nS 33.05nS	200.0ns 91 908	maximum. 33.07nS 31.49nS	Ç2 Ç1B	34.08nS
Limits: QO Q3 Q2B	1.00CnS minimum, 28.56nS 33.05nS 32.42nS	200.0ns U1 008 C3ē	maximum. 33.07nS 31.49nS 30.37nS	Ç2 Q1B Touta	34.08nS 27.88nS
Limits: GO G3 G2B GOUTA	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns	200.0nS 01 008 038 TOUT9	maximum. 33.07nS 31.49nS 30.37nS 26.64nS	C2 C1B TOUTA COUTE	34.08nS 27.88nS 15.74nS
Limits: GO G3 G2B GOUTA MKTOUT	1.00CnS minimum, 28.56nS 33.05nS 32.42nS	200.0ns U1 008 C3ē	maximum. 33.07nS 31.49nS 30.37nS	Ç2 Q1B Touta	34.08nS 27.88nS
Limits: GO G3 G2B GOUTA	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns	200.0nS 01 008 038 TOUT9	maximum. 33.07nS 31.49nS 30.37nS 26.64nS	C2 C1B TOUTA COUTE	34.08nS 27.88nS 15.74nS
Limits: QO Q3 Q2B QOUTA MKTOUT COUT	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns	2CG.OnS 91 908 938 TOUTS MKCUTS PO	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.76nS 61.63nS	C2 C1B TOUTA COUTE MMOUT P1	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS
Limits: QO Q3 Q2B QOUTA MKTOUT COUT P2	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns	2CG.OnS 91 908 938 TOUTS MKCUTS PO P3	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.76nS 61.63nS 101.0nS	C2 C1B TOUTA COUTE MMOUT P1 P4	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.5ns	200.0ns 01 008 038 TOUTS MKCUTS PO P3 P6	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.76nS 61.63nS 101.0nS 133.5nS	Q2 Q1B TOUTA COUTE MMOUT P1 P4 P7	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS
Limits: GO GS G2B GOUTA MKTOUT COUT P2 P5 DECO	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.5ns 59.25ns	2CG.OnS 91 908 936 TOUTS MKCUTS PO P3 P6 DEC1	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.76nS 61.63nS 101.0nS 133.5nS 61.45nS	Q2 Q1B TOUTA COUTE MMOUT P1 P4 P7 CEC2	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DECO DEC3	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.5ns 59.25ns 60.05ns	200.0ns 008 038 TOUT9 MKCUT8 PO P3 P6 DEC1 DEC4	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.7enS 61.63nS 101.0nS 133.5nS 61.45nS 65.06nS	Q2 Q1B TOUTA COUTE MMOUT P1 P4 P7 CEC2 DEC5	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.5ns 59.25ns 60.05ns 55.74ns	200.0ms 91 908 936 TOUTS MKCUTS PO P3 P6 DEC1 DEC4 DEC7	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.76nS 61.63nS 101.0nS 133.5nS 61.45nS 65.06nS 57.77nS	C2 C1B TOUTA COUTE MMOUT P1 P4 P7 CEC2 CEC5 DEC8	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6 DEC9	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.5ns 59.25ns 60.05ns 55.74ns 51.64ns	200.0ns 91 908 932 TOUT9 MKCUT8 PO P3 P6 DEC1 DEC4 DEC7 DEC10	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.76nS 61.63nS 101.0nS 133.5nS 61.45nS 65.06nS 57.77nS 56.05nS	C2 C1B TOUTA COUTE MMOUT P1 P4 P7 CEC2 CEC5 DEC8	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.5ns 59.25ns 60.05ns 55.74ns	200.0ms 91 908 936 TOUTS MKCUTS PO P3 P6 DEC1 DEC4 DEC7	maximum.  33.07nS  31.49nS  30.37nS  26.64nS  19.76nS  61.63nS  101.0nS  133.5nS  61.45nS  65.06nS  57.77nS  56.05nS  52.35nS	C2 C1B TOUTA COUTE MMOUT P1 P4 P7 CEC2 CEC5 DEC5 DEC11 CEC14	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6 DEC9	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.5ns 59.25ns 60.05ns 55.74ns 51.64ns	200.0ns 91 908 932 TOUT9 MKCUT8 PO P3 P6 DEC1 DEC4 DEC7 DEC10	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.76nS 61.63nS 101.0nS 133.5nS 61.45nS 65.06nS 57.77nS 56.05nS	C2 C1B TOUTA COUTE MMOUT P1 P4 P7 CEC2 CEC5 DEC8	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS 57.40nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6 DEC9 DEC12 DEC15	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.5ns 59.25ns 60.05ns 55.74ns 51.64ns	200.0ns 91 908 936 TOUT9 MKCUTB PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13	maximum.  33.07nS  31.49nS  30.37nS  26.64nS  19.76nS  61.63nS  101.0nS  133.5nS  61.45nS  65.06nS  57.77nS  56.05nS  52.35nS	C2 C1B TOUTA COUTE MMOUT P1 P4 P7 CEC2 CEC5 DEC5 DEC11 CEC14	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DEC0 DEC3 DEC6 DEC9 DEC12 DEC15 DEC18	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.34ns 65.16ns 88.04ns 124.5ns 59.25ns 60.05ns 55.74ns 51.64ns 50.53ns 50.37ns 56.29ns	200.0ns 91 908 936 TOUT9 MKCUTB PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13 DEC16 DEC19	maximum.  33.07nS  31.49nS  30.37nS  26.64nS  19.76nS  61.63nS  101.0nS  133.5nS  61.45nS  65.06nS  57.77nS  56.05nS  52.35nS  56.52nS  57.14nS	C2 C1B TOUTA COUTE MMOUT P1 P4 P7 CEC2 DEC5 DEC8 DEC11 CEC14 DEC17 CEC20	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS 57.40nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DEC0 DEC3 DEC6 DEC12 DEC15 DEC15 DEC15 DEC21	1.00Cns minimum/ 28.56ns 33.05ns 32.42ns 15.82ns 19.84ns 65.16ns 88.04ns 124.5ns 59.25ns 60.05ns 55.74ns 51.64ns 50.53ns 50.53ns 56.29ns 56.31ns	200.0ns 91 908 936 TOUTS MKCUTS PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13 DEC16 DEC19 DEC22	maximum.  33.07nS  31.49nS  30.37nS  26.64nS  19.76nS  61.63nS  101.0nS  133.5nS  61.45nS  65.06nS  57.77nS  56.05nS  52.35nS  56.52nS  57.14nS  52.66nS	C2 C1B TOUTA COUTE MMOUT P1 P4 P7 CEC2 CEC5 DEC8 DEC11 CEC17 CEC20 CEC23	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS
Limits: GO GS GOUTA MKTOUT COUT PS DECC3 DECC6 DECC15 DECC15 DECC16 DECC21 DECC24	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.5ns 69.25ns 60.05ns 55.74ns 51.64ns 50.37ns 50.37ns 56.29ns 62.31ns	200.0ns 31 008 038 TOUTS MKCUTS PO P3 P6 DEC1 DEC4 DEC7 DEC13 DEC13 DEC13 DEC19 DEC22 DEC25	maximum.  33.07nS  31.49nS  30.37nS  26.64nS  19.76nS  61.63nS  101.0nS  133.5nS  61.45nS  65.06nS  57.77nS  56.05nS  52.35nS  56.52nS  57.14nS  52.66nS	C2 C1B TOUTA COUTE MMOUT P1 P4 P7 CEC2 CEC5 DEC11 CEC14 DEC17 CEC20 CEC23 CEC26	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS 58.49nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DEC3 DEC6 DEC12 DEC15 DEC15 DEC14 DEC24 - DEC27	1.00Cns minimum/ 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.5ns 59.25ns 60.05ns 55.74ns 51.64ns 50.53ns 50.37ns 56.31ns 65.55ns	200.0ns 31 908 938 TOUTS MKCUTS PO P3 P6 DEC1 DEC4 DEC7 DEC13 DEC13 DEC13 DEC15 DEC22 DEC25 DEC28	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.76nS 61.63nS 101.0nS 133.5nS 61.45nS 65.06nS 57.77nS 56.05nS 52.35nS 56.52nS 57.14nS 52.66nS 64.93nS	C2 C1B TOUTA COUTE MMOUT P1 P4 P7 CEC5 DEC5 DEC11 CEC17 CEC23 CEC26 CEC29	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS 58.49nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DEC3 DEC6 DEC9 DEC15 DEC15 DEC15 DEC21 DEC24 DEC27 DEC30	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.8ns 59.25ns 60.05ns 55.74ns 51.04ns 50.37ns 56.31ns 65.55ns 62.46ns	200.0ns 91 908 938 TOUTS MKCUTS PO P3 P6 DEC4 DEC4 DEC13 DEC13 DEC19 DEC25 DEC25 DEC25 DEC31	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.76nS 61.63nS 101.0nS 133.5nS 61.45nS 65.06nS 57.77nS 56.05nS 52.35nS 56.52nS 57.14nS 65.34nS 66.59nS	C2 C1B TOUTA COUTE MMOUT P1 P4 P7 CEC5 DEC5 DEC11 CEC14 DEC17 CEC23 CEC26 CEC29 DEC32	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS 58.49nS 58.52nS 67.34nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DEC3 DEC4 DEC24 DEC24 DEC27 DEC30 DEC33	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 15.32ns 19.34ns 65.16ns 88.04ns 124.5ns 59.25ns 60.05ns 55.74ns 51.64ns 50.37ns 56.29ns 65.55ns 62.46ns 64.23ns	200.0ns 91 908 936 TOUTS PO PS P6 DEC4 DEC4 DEC13 DEC13 DEC19 DEC25 DEC28 DEC34	maximum.  33.07nS  31.49nS  30.37nS  26.64nS  19.76nS  61.63nS  101.0nS  133.5nS  61.45nS  65.06nS  57.77nS  56.05nS  52.35nS  56.52nS  57.14nS  65.34nS  66.59nS  73.20nS	Q2 Q1B TOUTA COUTE MMOUT P1 P4 P7 CEC5 DEC11 CEC17 CEC23 CEC23 CEC29 CEC35	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS 58.49nS 58.52nS 67.34nS 65.63nS
Limits: GO G3 G2B GOUTA MKTOUT COUT P2 P5 DEC3 DEC6 DEC9 DEC15 DEC15 DEC15 DEC21 DEC24 DEC27 DEC30	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 19.84ns 65.16ns 88.04ns 124.8ns 59.25ns 60.05ns 55.74ns 51.04ns 50.37ns 56.31ns 65.55ns 62.46ns	200.0ns 91 908 938 TOUTS MKCUTS PO P3 P6 DEC4 DEC4 DEC13 DEC13 DEC13 DEC19 DEC25 DEC25 DEC25 DEC31	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.76nS 61.63nS 101.0nS 133.5nS 61.45nS 65.06nS 57.77nS 56.05nS 52.35nS 56.52nS 57.14nS 52.66nS 64.93nS 65.34nS 66.59nS 73.20nS 70.81nS	Q2 Q1B TOUTE MMOUT P1 P4 P7 CEC5 DEC14 DEC17 CEC23 CEC23 CEC35 CEC35	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS 58.49nS 58.52nS 67.34nS 65.63nS
Limits: GO GS GOUTA MKTOUT COUT PS DECCS DECCS DECC15 DECC15 DECC24 DECC27 DECC30 DECC33 DECC36	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.32ns 15.32ns 19.34ns 65.16ns 88.04ns 124.5ns 59.25ns 60.05ns 55.74ns 51.64ns 50.37ns 56.29ns 65.55ns 62.46ns 65.55ns	200.0ns 91 908 936 TOUTS PO PS P6 DEC4 DEC4 DEC13 DEC13 DEC19 DEC25 DEC28 DEC34	maximum.  33.07nS  31.49nS  30.37nS  26.64nS  19.76nS  61.63nS  101.0nS  133.5nS  61.45nS  65.06nS  57.77nS  56.05nS  52.35nS  56.52nS  57.14nS  65.34nS  66.59nS  73.20nS	Q2 Q1B TOUTA COUTE MMOUT P1 P4 P7 CEC5 DEC11 CEC17 CEC23 CEC23 CEC29 CEC35	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS 58.49nS 58.52nS 67.34nS 65.63nS
Limits: GO GS GOUTA MKTUT PS CCS DECCS	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.82ns 19.84ns 65.16ns 88.04ns 124.8ns 59.25ns 60.05ns 55.74ns 51.64ns 50.37ns 56.31ns 65.55ns 62.43ns 65.55ns	200.0ns 200	maximum.  33.07nS  31.49nS  30.37nS  26.64nS  19.76nS  61.63nS  101.0nS  133.5nS  61.45nS  65.06nS  57.77nS  56.05nS  52.35nS  56.52nS  57.14nS  65.34nS  66.59nS  73.20nS  70.81nS  80.70nS	Q2 Q1B TOUTA QOUTE MMOUT P1 P4 P7 CEC5 DEC14 DEC17 CEC23 CEC23 CEC26 CEC23 CEC35 CEC35 CEC35 CEC35 CEC35 CEC35	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS 58.49nS 58.52nS 67.34nS 65.63nS 65.63nS 82.10nS
Limits: GO GO GO GO GO GO GO GO GO GO GO GO GO	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.82ns 19.84ns 65.16ns 88.04ns 124.8ns 59.25ns 60.05ns 55.74ns 51.04ns 50.37ns 56.31ns 65.55ns 62.46ns 65.55ns 62.46ns	200.0ns 200	maximum.  33.07nS  31.49nS  30.37nS  26.64nS  19.76nS  61.63nS  101.0nS  133.5nS  61.45nS  65.06nS  57.77nS  56.05nS  52.35nS  56.52nS  57.14nS  65.34nS  66.59nS  73.20nS  70.81nS  80.70nS  74.84nS	Q2 Q1B TOUTE MMOUT P1 P4 CEC5 DEC14 P7 CECC23 DEC14 DEC17 CEC23 CEC23 CEC23 CEC23 CEC33 MOUT44	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS 58.49nS 58.49nS 67.34nS 65.63nS 65.63nS 65.63nS 65.63nS
Limits: GO GO GO GO GO GO GO GO GO GO GO GO GO	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.82ns 19.84ns 65.16ns 88.04ns 124.0ns 59.25ns 60.05ns 55.74ns 51.04ns 50.53ns 60.53ns 60.37ns 60.37ns 60.37ns 60.37ns 60.37ns 60.37ns 60.37ns 60.37ns	2CG.OnS 2CG	maximum.  33.07nS  31.49nS  30.37nS  26.64nS  19.76nS  61.63nS  101.0nS  133.5nS  61.45nS  65.06nS  57.77nS  56.05nS  52.35nS  56.52nS  57.14nS  65.34nS  65.34nS  65.34nS  65.34nS  73.20nS  74.84nS  75.04nS	Q2 Q1B TOUTE MMOUT P1 P7 CECC5 DECC117 CECC22 CECC23 CECC23 CECC35 MOUT44 MOUT47	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS 58.49nS 58.49nS 58.52nS 67.34nS 65.63nS 65.63nS 82.10nS 69.65nS
Limits: GO B A A MKUT CO B CC3 D CC3 D CC3 D CC3 D CC3 D CC3 D CC3 D CC3 D CC3 D CC3 D CC3 B CC3	1.00Cns minimum/ 28.56ns 33.05ns 32.42ns 15.84ns 65.16ns 88.04ns 65.16ns 65.25ns 60.05ns 55.74ns 51.04ns 50.37ns 56.31ns 65.55ns 62.46ns 65.55ns 62.46ns 65.55ns 65.00ns 76.96ns 75.04ns	2CG.OnS 2CG	maximum. 33.07nS 31.49nS 30.37nS 26.64nS 19.76nS 61.63nS 101.0nS 133.5nS 61.45nS 65.06nS 57.77nS 56.05nS 52.35nS 56.52nS 57.14nS 65.34nS 66.59nS 70.81nS 70.81nS 74.84nS 75.04nS	Q1B TOUTE MMOUT P1 P4 CECC5 DECC11 CECC23 CECC35 CE	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.98nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS 58.49nS 67.34nS 65.63nS 65.63nS 65.63nS 67.21nS 69.21nS 69.65nS 57.46nS
Limits: GO GO GO GO GO GO GO GO GO GO GO GO GO	1.00Cns minimum, 28.56ns 33.05ns 32.42ns 15.82ns 19.84ns 65.16ns 88.04ns 124.0ns 59.25ns 60.05ns 55.74ns 51.04ns 50.53ns 60.53ns 60.37ns 60.37ns 60.37ns 60.37ns 60.37ns 60.37ns 60.37ns 60.37ns	2CG.OnS 2CG	maximum.  33.07nS  31.49nS  30.37nS  26.64nS  19.76nS  61.63nS  101.0nS  133.5nS  61.45nS  65.06nS  57.77nS  56.05nS  52.35nS  56.52nS  57.14nS  65.34nS  65.34nS  65.34nS  65.34nS  73.20nS  74.84nS  75.04nS	Q2 Q1B TOUTE MMOUT P1 P7 CECC5 DECC117 CECC22 CECC23 CECC23 CECC35 MOUT44 MOUT47	34.08nS 27.88nS 15.74nS 65.50nS 79.25nS 101.0nS 123.1nS 55.95nS 60.02nS 49.70nS 55.12nS 57.40nS 54.97nS 56.34nS 58.49nS 58.49nS 58.52nS 67.34nS 65.63nS 65.63nS 82.10nS 69.65nS

```
50.81ns
                                                            DEC11B
                              DEC108
                                              50.58nS
                48.74nS
DEC9B
                                                                            48.12nS
                                                            DEC148
                              DEC13B
                                              48.32nS
                47.05nS
DEC128
                                                                            54.68nS
                                                            DEC178
                                              56.39nS
                              DEC16B
                 56.83nS
DEC158
                                                                            52.99nS
                                                            CEC20B
                                              55.12n3
                              DEC19B
                 54.97nS
DEC188
                                                                            52.42nS
                                                            DEC238
                                              54.84nS
                 54.91nS
                              DEC226
DEC218
                                                                            49.34nS
                                                            DEC 26B
                                              49.47nS
                              DEC258
                 57.30nS
DEC24B
                                                                            54.89nS
                                              57.59nS
                                                            DEC29B
                              CEC28B
DEC27B
                 51.C5nS
                                                                            54.60nS
                                                            CEC32B
                                              52.58n3
                              DEC31B
CEC30B
                 49.41nS
                                                                            54.91nS
                                                            CEC35B
                                              54.63nS
                              DEC348
DEC33B
                 56.34nS
                                                                            51.64nS
                                                            DEC388
                                              54.08nS
                              DEC376
 DEC368
                 54.99nS
                                                                            62.15nS
                                                            CUT41B
                                              76.2cnS
                              CUT40E
                 56.63nS
DEC398
                                                                            75.04nS
                                              72.0cmS
                                                            CUT448
                              OUT 438
                 69.26nS
 CUT428
                                                                            70.45nS
                                              65.09nS
                                                            CUT47E
                              OUT 46B
                 70.89nS
OUT45B
Tplhck params: Vcc = 5.25V, Vih = 3.00V, Vil = 0.00V
                               200.OnS maximum.
           1.000nS minimum/
Limits:
                                                                            29.91nS
                                                            C 2
                                              32.06nS
                              01
                 27.50nS
 Ç0
                                                                            33.15nS
                                              30.53nS
                                                            C18
                              ũ06
                 31.96nS
 €3
                                                                            27.03ns
                                                            TOUTA
                                              29.36nS
                              Q3B
                 31.16nS
 128
                                                                            15.12nS
                                              25.73ns
                                                            COUTE
                              TOUTS
                 15.20nS
 ATUCO
                                                                            63.73nS
                                              19.14nS
                                                            MMOUT
                              MKCUTS
                 19.17nS
 MKTOUT
                                                                            77.22nS
                                                            P 1
                                              €0.1CnS
                              PO
 COUT
                 63.27nS
                                                                            98.18nS
                                              98.31nS
                                                            P4
                              P3
. P 2
                 85.81nS
                                                                            119.8nS
                                              130.2nS
                                                            P7
                              Po
                 121.5nS
 P 5
                                                                            54.50nS
                                               59.95nS
                                                            CEC 2
                               DEC1
 DECO
                 57.69nS
                                                                            58.54nS
                                                            CEC 5
                                               63.34nS
                               DEC4
 CEC3
                 59.09nS
                                                                            48.48nS
                                                            CECS
                                               56.39nS
                               DEC7
 ũ đ C 6
                 54.32nS
                                                                            48.25nS
                                                            DEC11
                                               54.6CnS
                               DEC 10
 DEC9
                 50.53nS
                                                                             53.69nS
                                                             DEC14
                                               51.07nS
                               05013
 DEC12
                 48.97nS
                                                                             55.98nS
                                                             DEC17
                                               55.07nS
                               DEC16
 DEC15
                 48.32n5
                                                                             53.64nS
                                                             DEC20
                                               55.82nS
                               DEC19
                 54.97nS
 DEC18
                                                                             54.97nS
                                                             DEC 23
                                               51.41nS
                               DEC22
                 54.97nS
- DEC21
                                                                             57.07nS
                                                             DEC26
                                               63.27nS
                               DEC25
                 60.80nS
 DEC 24
                                                                             57.01nS
                                                             CEC29
                                               63.81nS
                               SSOEG
                 03.89nS
 DEC27
                                                                             65.65nS
                                                             DEC32
                                               64.95nS
                               05031
                 61.01nS
 DEC30
                                                                             64.04nS
                                                             DEC35
                                               71.51nS
                               DEC34
                 62.72nS
 DEC33
                                                                             64.12nS
                                                             DEC38
                               05037
                                               69.2cn5
                 54.10nS
 DEC36
                                                                             80.26nS
                                                             MOUT41
                                               75.75nS
                               MOUT40
                 63.34nS
 DEC39
                                                                             67.26nS
                                               72.97nS
                                                             MCUT44
                               MOUT 43
                 75.02nS
 MOUT42
                                                                             67.47nS
                                                             MOUT47
                                               73.23nS
                  07.34nS
                               MJUT46
 MOUT45
                                                                             55.90nS
                                                             DEC28
                                               55.8CmS
                               DEC18
                  53.46nS
 DECCS
                                                                             52.84nS
                                               53.02nS
                                                             DECSE
                               DEC45
                  53.51ns
 05036
                                                                             46.28nS
                                                             DECSE
                                                55.3Cn3
                               DEC75
                  55.15nS
 CEC68
                                                                             49.88nS
                                                             CEC118
                                                49.26nS
                               DEC 105
                  47.35nS
 DECÝB
                                                                             46.90nS
                                                             CEC148
                                                47.05nS
                               DEC135
                  45.76nS
 DEC128
                                                                             53.31nS
                                                54.99nS
                                                             DEC178
                               DEC166
                  55.54nS
 DEC156
                                                                             51.64nS
                                                53.85n3
                                                             DEC2CB
                               DEC198
                  53.72nS
 DEC 188
                                                                             51.13nS
                                                             CEC23B
                                                53.4cnS
                  53.51nS
                               DEC228
 DEC218
                                                                              48.09nS
                                                48.12nS
                                                             CEC26B
                  55.77nS
                               DEC255
 DEC248
                                                                              53.43nS
                                                              CEC29B
                                                56.21nS
                               DEC28E
                  49.65nS
 DEC278
                                                                              53.15nS
                                                              DEC32B
                                                51.13ns
                  48.09nS
                                JEC31B
 SEC306
                                                                              53.43n5
                                                              CEC35B
                                                53.31nS
                               DEC343
                  54.97nS
 DEC338
                                                                              50.30nS
                                                52.63nS
                                                              CEC385
                               DEC378
                  53.72nS
 DEC36B
                                                                              60.49nS
                                                74.47nS
                                                              CUT41B
                                OUT409
                  55.09nS
 DEC399
                                                                              73.23nS
                                                69.91nS
                                                              OUT448
                                OUT43B
                  67.21nS
 OUT42B
                                                                              68.38nS
                                                              CUT478
                                                63.94nS
                                OUT40B
                  69.Cons
 OUT456
 Tplhck params: Vcc = 5.5CV, Vih = 3.CCV, Vil = 0.0CV
                                 200.OnS maximum.
            1.000nS minimum/
 Limits:
                                                                              29.10nS
                                                              C2
                                                31.26nS
                                01
                  26.79nS
```

Q O

<b>C</b> 3	30.97nS	QOB	29.73nS	C1B	32.29nS
<b>228</b>	30.32ns	Q3 B	28.51nS	TOUTA	26.20ns
QOUTA	14.73nS	TOUTS	25.08nS	COUTE	14.68nS
MKTOUT	18.68nS	MKCUTB	18.6CnS	MMOUT	62.23nS
COUT	61.68nS	, PO	58.72nS	P1	75.56nS
P 2	83.86nS	P3	96.05nS	P4	95.90nS
P5	118.7ns	P6	126.7ns	F 7	117.0ns
DECO	56.39ns	DEC1	58.62ns	DEC 2	53.31nS
DEC3	57.82ns	DEC4	61.37nS	DECS	57.17nS
DEC6	52.94ns	DEC7	55.20ns	DECS	47.26nS
DEC9	48.87nS	DEC10	53.38nS	CEC11	47.05nS
DEC12	45.01ns	DEC13	49.83nS	DEC14	52.48nS
DEC15	47.49nS	DEC16	53.82nS	DEC17	54.89nS
DEC18	53.77nS	DEC19	54.6CnS	05030	52.48nS
DEC21	53.77nS	DEC22	50.30ns	CEC23	53.75nS
DEC24	59.61nS	DEC 25	02.02nS	CEC26	55.85nS
DEC27	62.35nS	DEC28	62.46nS	DEC 29	55.69nS
DEC3C DEC33	59.74ns	DEC31	63.58nS	CEC32	64.25nS
DEC36	61.32ns	DEC34	70.19nS	CEC35	62.77nS
DEC39	62.93ns	DEC37	67.36nS	CEC38	62.85nS
MOUT42	62.02ns	MOUT 40	76.9cmS	MOUT41	78.34nS
MOUT45	73.36nS	MOUT 43	71.44nS	MOUT44	65.76nS
DEC06	67.94nS	MOUT46	71.67nS	MOUT47	65.65nS
DEC38	52.22ns	DEC16	54.65mS	CECZB	54.58nS
DEC6B	52.19nS 53.67nS	DEC48	51.64ns	CEC5B	51.52ns
DECSE		DEC76	53.93nS	CEC8E	45.24nS
DEC12B	46.25ns	DEC108	48.04nS	DEC11B	48.32nS
DEC158	44.72ns	DEC13E	45.94nS	C E C 1 4 B	45.81nS
DEC16B	54.32nS 52.19nS	DEC168	53.75nS	CEC17B	51.77ns
DEC 218	52.29nS	DEC19B	52.50nS	DEC2CB	50.53ns
DEC24B	54.47nS	DEC228	52.22ns	CEC23B	50.04nS
CEC27B	48.43nS	DEC 256	46.92ns	CEC268	46.90nS
DEC30B	46.43NS 46.87nS	DEC28B	54.97ns	DEC298	52.06nS
DEC336	53.72ns	DEC31B	49.91ns	CEC328	51.98nS
DEC368	52.48nS	DEC34B DEC37B	· 51.77ns	CEC35B	52.24ns
DEC398	53.85nS	0UT408	51.52ns	DEC388	49.18nS
CUT428	65.57nS	001408 001438	72.92nS	CUT41B	59.12ns
CUT45B	67.42ns	001438 00T468	68.25nS	OUT 44B	71.70ns
	0/442113	001406	62.77ns	OUT 478	66.61nS

Temp: 25 Ser #: 3 Page: 5

Post 500 hrs

POST JOO	•	_		V	
Inhick Di	arams: Vcc = 4.50	/, $Vih = 3$	3.00V, Vil = 0.00	٧	
Limits:	1.00CnS minimum/	200.000	maximum. 41.01nS	<b>Q</b> 2	38.83nS
00	37.97nS	Q1	40.23nS	G1B	42.80nS
Ç3	40.85nS	<b>⊋</b> 08	38.39nS	TOUTA	36.83nS
Q 2 B	42.35nS	<b>G38</b>	35.85nS	COUTE	24.77nS
ATUO	24.85nS	TOUTS	33.63113	TUOMY	53.90nS
MKTOUT	28.27n5	MKOUTS	28.12nS	P1	84.98nS
COUT	74.16nS	PΟ	67.13nS	P 4	114.7nS
. P2	97.74nS	P 3	114.8nS	P7	120.3nS
P5	136.9nS	P6	141.0nS	DEC2	70.66nS
DECO	69.10nS	DEC1	73.36nS	DEC5	70.53nS
DEC3	69.65nS	DEC4	74.86nS	DEC8	57.64nS
DEC6	68.74nS	DEC7	68.87nS	DEC11	59.19nS
DEC9	63.68nS	DEC10	66.12nS	CEC14	64.15nS
DEC12	60.49nS	DEC13	64.77nS 67.34nS	DEC17	65.29nS
DEC15	60.52nS	DEC16	64.3CnS	DECSO	64.10nS
DEC18	67.05nS	DEC19	65.39nS	DEC 23	64.87nS
DEC21	65.42nS	DEC22	78.00nS	CEC26	68.25nS
DEC24	69.49nS	DEC25		DEC 29	71.41nS
DEC27	77.07nS	DEC28	76.86nS 78.41nS	DEC32	76.16nS
DEC30	73.15nS	DEC31		CEC35	76.05nS
DEC33	77.53nS	DEC34	83.06nS	DEC36	77.61nS
DEC36	76.75nS	DEC37	80.85nS	MOUT41	92.06nS
DEC39	74.99nS	MOUT40	87.75n\$	MOUT 44	78.41nS
MOUT42	85.94nS	MOUT43	81.53nS	MOUT47	76.96nS
MOUT45	78.75nS	MOUT46	85.39nS	DEC 28	65.47nS
- DECOB	68.12nS	DEC18	68.25nS	DECSE	64.87nS
DEC38	65.37nS	DEC4B	64.80nS	DEC 86	54.26nS
DEC6B	68.25nS	DEC79	66.59nS	DEC11B	62.70nS
DEC98	59.66nS	DEC108	60.93nS	DEC118	58.49nS
DEC12E	57.25ns	DEC135	60.49nS	DEC17B	65.50nS
DEC158	70.43nS	DEC16B	65.42nS	DEC2CB	61.61nS
DEC168	64.96nS	DEC198	65.50nS	DEC23B	63.24nS
DEC218	64.85nS	DEC225	66.74nS		61.40nS
	67.05nS	DEC258	59.ácnS	DEC26B DEC29B	66.98nS
DEC24B DEC27B	60.06nS	DECZ65	&3.66nS		64.41nS
	60.46nS	DEC31B	58.91nS	DEC328	66.43nS
050308	65.89nS	DEC348	£7.49nS	CEC358	63.19nS
GEC338	64.85nS	DEC37B	65.73nS	DEC388	72.53nS
DEC368	68.17nS	0UT405	79.58nS	CUT41B	78.00nS
DEC398	75.74nS	OUT438	77.38nS	0UT44B 0UT47B	78.21nS
0UT428	77.48nS	0UT46B	77.09nS	001478	, 500
OUT45B			_	~ ~	
	params: Vcc = 4.	75V, Vih	= 3.00V, Vil $= 0.0$	.00V	
Tentek	1.00CnS minimu	m 200.0			37.84nS
Limits	36.83nS	ື້ ຊ1	39.95nS	¢2	41.63nS
- Q0	39.53nS	Q 0 B	38 <b>.</b> 96nS	C18	35.90nS
Q3_	41.79n\$	Q3B	37.22nS	TOUTA	
Q2B		TOUTS	34.84nS	COUTE	24.12nS 52.29nS
QOUTA	24.17nS	MKOUTA	2 <b>7.</b> 37nS	MMOUT	82.59nS
MKTOUT	27.57nS	PO	65.06nS	P1	54.3703
COUT	72.06nS	P3	111.3nS	P4	111.1nS
P2	94.91nS	P6	136.4n5	P7	116.4nS
P5	133.0nS	DEC1	71.28nS	CECS	68.64nS
DECO	67.26nS	DEC4	72.86nS	CEC5	68.51nS
DEC3	67.78nS	0604	. 2		

DECo	66.79nS	DEC7	67.00nS	DEC8	56.03nS
DEC9	61.84n5	DEC10	64.28nS	DEC11	56.88nS
DEC12	58.70nS	DEC13	62.88nS	DEC14	62.44nS
DEC15	58.80nS	DEC16	65.70nS	CEC17	63.58nS
. DEC18	65.47nS	DEC19	63.19nS	CEC 20	62.41nS
DEC21	63.81ns	DEC22	63.81nS	DEC23	63.32nS
DEC24	67.49ns	DEC25	76.05ns	DEC 26	66.59nS
DEC27	75.17ns	DEC28	74.81nS	CEC29	69.34nS
DEC30	<u>7</u> 1.20ns	DEC31	76.52mS	DEC32	74.32nS
D E C 3 3	75.64nS	DEC34	80.85nS	DEC35	73.77nS
CEC36	74.89nS	DEC37	78.70nS	DEC 38	75.82nS
DEC39	73.15ns	MOUT4C	85.39nS	MOUT41	39.72nS
MOUT42 MOUT45	63.73ns	MOUT43	79.04nS	MCUT44	76.26nS
CECOB	76.55ns	MOUT46	32.90nS	MCUT47	74.60nS
DEC38	60.12ns	DEC16	66.20ns	CECSE	63.71nS
DEC66	53.42nS	DEC45	62.95nS	CEC58	62.85nS
DEC98	66.25nS	DEC75	64.69nS	DECSE	52.60nS
DEC128	58.03nS 55.77nS	DEC109	59.22ns	CEC118	61.04ns
DEC156	68.40nS	DEC135 DEC168	58.70ns	DEC14B	57.14nS
JEC 168	63.34nS	DEC198	63.81nS	CEC178	63.81nS
DEC 218	63.01nS	DEC 22B	63.81nS	CECZOB	59.87nS
- DEC243	65.19nS	DEC258	65.03nS	CEC238	61 - 55nS
DEC273	5 à • 34 n S	DEC258	58.00ns	CEC26B	59.69nS
DEC30a	58.00nS	DEC318	65.72nS 57.25nS	CEC298	65.06nS
DEC338	04.17nS	DEC348	65.70nS	CEC32B CEC35B	62.70ns
DEC368	63.1ens	DEC378	63.97nS	DEC388	65.21ns
DEC398	66.4ûnS	007408	77.38nS	0UT41B	61.53nS 70.58nS
0UT423	73.77nS	0UT436	75.15nS	CUT44B	
OUT458	75.43nS	OUT465			76.05ns
001436	17.42113	001465	74.89nS	OUT478	().(2n)
					75.72ns
Tphick para		00V, Vih = 3	.00v, Vil = 0.0		/3•/2ns
Tphlck para Limits: 1. QO	ms: Vcc = 5.(	00V, Vih = 3 n, 200.0nS	.CCV/ Vil = C.O maximum.	0 <b>v</b>	
Tphlck para Limits: 1. QU Q3	ms: Vcc = 5.0 OCCnS minimum	00V, Vih = 3	.CCV, Vil = C.O maximum. 39.04nS	00V C2	37.07nS
Tphlck para Limits: 1. QU Q3 Q28	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS	00v, Vih = 3 n, 200.0ns	.00V, Vil = 0.0 maximum. 39.04nS 38.05nS	00V C2 C1B	37.07ns 40.70ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS	00v, Vih = 3 n, 200.0ns q1 q06	.CCV, Vil = C.O maximum. 39.04nS	C2 C18 Touta	37.07ns 40.70ns 34.97ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS	00v, vih = 3 n, 200.0ns q1 q06 q38 Toute mkoute	.CCV, Vil = C.O maximum. 39.O4nS 38.O5nS 36.21nS	00V C2 C1B	37.07ns 40.70ns 34.97ns 23.50ns
Tphlck para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS	00v, vih = 3 n, 200.0ns a1 qob qaa toute mkcute po	.CCV, Vil = C.O maximum. 39.04nS 38.05nS 36.21nS 33.93nS	CZ C1B Touta Coutb	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns
Tphlck para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS	00v, vih = 3 n, 200.0ns a1 qob q38 tout6 mkcut8 p0 p3	.CCV, Vil = C.O maximum. 39.04nS 38.05nS 36.21nS 33.93nS 26.72nS	CZ C1B TOUTA COUTB MMOUT	37.07nS 40.70nS 34.97nS 23.50nS 51.00nS 80.52nS
Tphlck para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS	00v, vih = 3 n, 200.0ns q1 q0b q3a Toute MKCUTE P0 P3 P6	.CCV, Vil = C.O maximum. 39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS	C2 C1B TOUTA COUTB MMOUT P1	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DECO	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS 65.65nS	00v, vih = 3 n, 200.0ns q1 q0b q3a Toute MKCUTE P0 P3 P6 DEC1	.CCV, Vil = C.O maximum. 39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS	CZ C1S TOUTA COUTB MMOUT P1 P4	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DECO DEC3	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS 65.65nS 66.12nS	00v, vih = 3 10v, vih = 3 200.0ns 21 QOB Q38 TOUTE MKOUTE PO P3 P6 DEC1 DEC4	.CCV, Vil = C.O maximum. 39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS	CZ C1B TOUTA COUTB MMOUT P1 P4 P7	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS 65.65nS 66.12nS 65.16nS	00v, vih = 3 00 0ns 01 00b 03a TOUTE MKOUTE PO P3 P6 DEC1 DEC4 DEC7	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS 65.32nS	COV  C2 C1B TOUTA COUTB MMOUT P1 P4 P7 DEC2 CEC5 DEC8	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6 DEC9	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS 65.65nS 66.12nS 65.16nS 60.36nS	00v, vih = 3 10 200.0rs 11 100b 100tb 1	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS 65.32nS 62.72nS	CZ C18 TOUTA COUTB MMOUT P1 P4 P7 DEC2 CEC5 DEC8 DEC11	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6 DEC9 DEC12	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS 65.65nS 66.12nS 65.16nS 60.36nS 57.17nS	00v, vih = 3 10v, vih = 3 200.0rs 21 QOB QOB QOB QOB QOB POUTE PO PO PO PO PO DEC1 DEC4 DEC7 DEC10 DEC13	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.1&nS 65.32nS 62.72nS	CZ C1B TOUTA COUTB MMOUT P1 P4 P7 DEC2 DEC5 DEC5 DEC8 DEC11	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns 54:50ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6 DEC9 DEC12 DEC15	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS 65.65nS 66.12nS 65.16nS 60.36nS 57.17nS 57.25nS	00v, vih = 3  200.0ns  21  Q06  Q36  TOUT6  MKOUT9  PO  P3  P6  DEC1  DEC4  DEC7  DEC10  DEC13  DEC16	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.1&nS 65.32nS 62.72nS 61.29nS	CZ C1B TOUTA COUTB MMOUT P1 P4 P7 DEC2 DEC5 DEC5 DEC8 DEC11 DEC14	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns 54.50ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6 DEC9 DEC12 DEC15 DEC18	OCC = 5.0 OCC nS minimum 35.93 nS 38.49 nS 40.93 nS 23.63 nS 27.03 nS 70.27 nS 92.53 nS 129.2 nS 65.65 nS 65.16 nS 65.16 nS 60.36 nS 57.17 nS 57.25 nS 64.10 nS	00v, vih = 3 7, 200.0ns 21 Q06 Q38 TOUTS MKCUTS PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13 DEC19	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS 65.32nS 62.72nS 61.29nS 64.25nS	COV  C2 C1B TOUTA COUTB MMOUT P1 P4 P7 DEC2 DEC5 DEC8 DEC11 DEC17 DEC17	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns 54.50ns 56.08ns 60.80ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6 DEC12 DEC15 DEC15 DEC18 DEC21	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS 65.65nS 65.16nS 65.16nS 60.36nS 57.17nS 57.25nS 64.10nS 62.3cnS	00v, vih = 3 7, 200.0ns 21 QOB Q38 TOUTE MKOUTE PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13 DEC16 DEC19 DEC22	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS 65.32nS 62.72nS 61.29nS 64.25nS 61.63nS 62.41nS	CZ C1B TOUTA COUTB MMOUT P1 P4 P7 DEC2 DEC5 DEC5 DEC8 DEC11 DEC14	37.07nS 40.70nS 34.97nS 23.50nS 51.00nS 80.52nS 108.2nS 113.1nS 66.98nS 66.82nS 54150nS 56.08nS 60.80nS
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6 DEC12 DEC15 DEC18 DEC18 DEC21 DEC24	OCC = 5.0 OCC ns minimum 35.93 ns 38.49 ns 40.93 ns 27.03 ns 70.27 ns 92.53 ns 129.2 ns 65.65 ns 66.12 ns 65.16 ns 65.16 ns 57.17 ns 57.25 ns 64.10 ns 62.3 cns 65.81 ns	00v, vih = 3 n, 200.0ns a1 a0b a3a toute MKOUTE PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC15 DEC16 DEC19 DEC25	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS 65.32nS 62.72nS 61.29nS 64.25nS 62.41nS 74.37nS	C2 C18 TOUTA COUTB MMOUT P1 P4 P7 DEC2 CEC5 DEC11 DEC11 DEC17 CEC20 DEC23 DEC26	37.07nS 40.70nS 34.97nS 23.50nS 51.00nS 80.52nS 108.2nS 113.1nS 66.98nS 66.82nS 54.50nS 56.08nS 60.80nS 62.25nS 60.93nS
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6 DEC12 DEC15 DEC18 DEC18 DEC21 DEC24 DEC27	OCC = 5.0 OCC ns minimum 35.93 ns 38.49 ns 40.93 ns 27.03 ns 70.27 ns 92.53 ns 129.2 ns 65.65 ns 65.16 ns 65.16 ns 67.17 ns 57.25 ns 64.10 ns 62.3 cns 65.81 ns 73.46 ns	00v, vih = 3 200.0ns 31 QOB Q38 TOUTB MKOUTB PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13 DEC16 DEC19 DEC22 DEC25 DEC28	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS 65.32nS 62.72nS 61.29nS 64.25nS 62.41nS 74.37nS 73.10nS	C2 C18 TOUTA COUTB MMOUT P1 P4 P7 DEC2 CEC5 DEC11 DEC17 CEC23 DEC26 DEC29	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns 54.50ns 56.08ns 60.80ns 62.25ns 60.93ns 61.87ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DECO DEC3 DEC6 CEC9 DEC12 DEC15 DEC18 DEC18 DEC21 DEC24 DEC27 DEC3G	OCC = 5.0 OCC ns minimum 35.93 ns 38.49 ns 40.93 ns 27.03 ns 70.27 ns 92.53 ns 129.2 ns 65.65 ns 65.16 ns 65.16 ns 57.17 ns 57.25 ns 64.10 ns 65.81 ns 73.46 ns 69.36 ns	00v, vih = 3 200.0ms 31 QOB Q38 TOUTB MKCUTB PO P3 P6 DEC1 DEC1 DEC10 DEC13 DEC16 DEC19 DEC25 DEC25 DEC28 DEC31	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS 65.32nS 62.72nS 61.29nS 64.25nS 62.41nS 74.37nS 73.10nS 74.84nS	C2 C18 TOUTA COUTB MMOUT P1 P4 P7 DEC2 DEC5 DEC14 DEC17 DEC14 DEC17 DEC23 DEC23 DEC23 DEC23	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns 54.50ns 56.08ns 60.80ns 62.25ns 60.93ns 61.87ns 64.93ns 67.78ns 72.60ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DEC0 DEC3 DEC6 DEC12 DEC15 DEC15 DEC18 DEC24 DEC24 DEC27 DEC3G DEC3G	oms: Vcc = 5.0 OCCnS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS 65.65nS 66.12nS 65.16nS 60.36nS 57.17nS 57.25nS 64.10nS 62.3enS 65.81nS 73.46nS 73.46nS 73.95nS	DOV, Vih = 3 7, 200.0ns 91 906 938 TOUTE MKOUTE PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13 DEC16 DEC19 DEC22 DEC25 DEC28 DEC31 DEC34	.00V, Vil = 0.0 maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS 65.32nS 62.72nS 61.29nS 64.25nS 61.63nS 62.41nS 74.37nS 73.10nS 74.84nS 79.04nS	C2 C1B TOUTA COUTB MMOUT P1 P4 P7 DEC2 DEC5 DEC11 DEC17 DEC17 DEC20 DEC23 DEC23 DEC23 DEC35	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns 54.50ns 56.08ns 60.80ns 62.25ns 60.93ns 61.87ns 64.93ns 67.78ns 72.60ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DEC0 DEC3 DEC6 CEC9 DEC12 DEC15 DEC18 DEC21 DEC24 DEC27 DEC30 DEC33 DEC36	OCC = 5.0 OCC ns minimum 35.93 ns 38.49 ns 40.93 ns 23.63 ns 27.03 ns 70.27 ns 92.53 ns 129.2 ns 65.65 ns 66.12 ns 65.16 ns 67.17 ns 57.25 ns 64.10 ns 62.3 cns 65.81 ns 73.46 ns 73.46 ns 73.95 ns 73.15 ns	00v, vih = 3 7, 200.0ns 21 Q06 Q36 T0UT6 MKOUT6 PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13 DEC16 DEC19 DEC22 DEC25 DEC25 DEC25 DEC31 DEC34 DEC37	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.1&nS 65.32nS 61.29nS 64.25nS 61.63nS 62.41nS 74.37nS 74.84nS 79.04nS	C2 C1B TOUTA COUTB MMOUT P1 P4 P7 DEC2 DEC5 DEC8 DEC14 DEC17 DEC14 DEC17 DEC23 DEC23 DEC23 DEC23 DEC35 DEC35	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns 54.50ns 56.08ns 60.80ns 62.25ns 60.93ns 61.87ns 64.93ns 67.78ns 72.60ns 72.14ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DEC0 DEC3 DEC6 DEC12 DEC15 DEC18 DEC21 DEC21 DEC22 DEC33 DEC33 DEC33 DEC36 DEC39	OCC = 5.0 OCC ns minimum 35.93 ns 38.49 ns 40.93 ns 23.63 ns 27.03 ns 70.27 ns 92.53 ns 129.2 ns 65.65 ns 65.16 ns 65.16 ns 57.17 ns 57.25 ns 64.10 ns 62.3 cns 65.81 ns 73.46 ns 73.46 ns 73.95 ns 73.15 ns 71.51 ns	00v, vih = 3 7, 200.0ns 21 Q06 Q36 T0UT6 MKOUT6 PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13 DEC16 DEC19 DEC22 DEC25 DEC28 DEC31 DEC34 DEC37 MOUT40	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.1&nS 65.32nS 61.29nS 64.25nS 61.63nS 62.41nS 74.37nS 73.1CnS 74.84nS 79.04nS 76.94nS 83.47nS	C2 C1B TOUTA COUTB MMOUT P1 P4 P7 DEC2 DEC5 DEC8 DEC11 DEC17 DEC23 DEC23 DEC23 DEC23 DEC23 DEC35 DEC35 DEC35 DEC35	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns 54.50ns 56.08ns 60.80ns 62.25ns 60.93ns 61.87ns 64.93ns 67.78ns 72.60ns 72.14ns 74.19ns 87.34ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DEC0 DEC3 DEC6 DEC12 DEC15 DEC15 DEC18 DEC21 DEC21 DEC224 DEC27 DEC33 DEC36 DEC30	OCC = 5.0 OCC ns minimum 35.93 ns 38.49 ns 40.93 ns 27.03 ns 70.27 ns 92.53 ns 129.2 ns 65.65 ns 65.65 ns 65.16 ns 65.16 ns 67.17 ns 57.25 ns 64.10 ns 62.3 ens 65.81 ns 73.46 ns 73.46 ns 73.95 ns 73.15 ns 71.51 ns 81.55 ns	00v, vih = 3 7, 200.0ns 21 Q06 Q36 T0UT6 MKCUT6 PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13 DEC16 DEC22 DEC25 DEC28 DEC31 DEC34 DEC37 MOUT40 MOUT43	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.1&nS 65.32nS 62.72nS 61.29nS 64.25nS 61.63nS 62.41nS 74.84nS 74.84nS 79.04nS 76.94nS 77.09nS	C2 C1B TOUTB MMOUT P1 P4 P7 DEC5 DEC14 DEC17 DEC23 DEC23 DEC23 DEC23 DEC35 DEC35 DEC35 DEC35 DEC35 DEC35 DEC35 DEC35	37.07nS 40.70nS 34.97nS 23.50nS 51.00nS 80.52nS 108.2nS 113.1nS 66.98nS 66.82nS 54.50nS 56.08nS 60.80nS 60.80nS 62.25nS 60.93nS 61.87nS 64.93nS 72.60nS 72.14nS 74.19nS 87.34nS
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DEC0 DEC3 DEC15 DEC15 DEC15 DEC15 DEC18 DEC21 DEC24 DEC27 DEC33 DEC33 DEC36 DEC39 MCOUTA	OCCNS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS 65.65nS 65.16nS 65.16nS 65.16nS 57.17nS 57.25nS 64.10nS 62.3cnS 63.85nS 73.46nS 73.46nS 73.46nS 73.46nS 73.46nS 73.46nS	00v, vih = 3 7, 200.0ns 21 Q06 Q36 T0UT6 MKCUT6 PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13 DEC16 DEC22 DEC25 CEC28 DEC31 DEC34 MOUT40 MOUT43 MOUT46	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS 65.32nS 62.72nS 61.29nS 64.25nS 61.63nS 62.41nS 74.37nS 74.84nS 79.04nS 76.94nS 77.09nS 80.70nS	COV C2 C18 TOUTA COUTB MMOUT P1 P4 P7 DEC5 DEC5 DEC11 DEC17 DEC23 DEC23 DEC23 DEC23 DEC35 DEC35 DEC35 DEC34 MOUT44 MOUT47	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns 54.50ns 60.80ns 62.25ns 60.93ns 61.87ns 64.93ns 67.78ns 72.60ns 72.14ns 74.19ns 87.34ns 74.58ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DEC0 DEC3 DEC4 DEC15 DEC15 DEC18 DEC21 DEC24 DEC27 DEC3G DEC5G	OCCNS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS 65.65nS 65.16nS 65.16nS 65.16nS 57.17nS 57.25nS 64.10nS 62.3cnS 65.81nS 73.46nS 73.46nS 73.95nS 74.86nS 74.86nS 74.86nS	00v, vih = 3 200.0ns 21 Q06 Q36 T0UT6 MKCUT6 PO P3 P6 DEC1 DEC1 DEC15 DEC16 DEC25 DEC25 DEC25 DEC31 DEC34 MOUT40 MOUT43 MOUT46 DEC16	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS 65.32nS 62.72nS 61.29nS 64.25nS 61.63nS 62.41nS 74.37nS 74.84nS 74.84nS 77.09nS 83.47nS 77.09nS 80.70nS	COV C2 C18 TOUTA COUTB MMOUT P1 P4 P7 DEC5 DEC14 DEC17 CEC23 DEC26 DEC23 DEC23 DEC35 DEC35 DEC35 DEC35 DEC35 DEC35 DEC35 DEC36 DEC36 DEC36 DEC37 DEC36 DEC37 DEC36 DEC37 DEC38 MOUT44 MOUT47 DEC28	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns 54.50ns 60.80ns 62.25ns 60.93ns 61.87ns 64.93ns 67.78ns 72.60ns 72.14ns 74.19ns 74.58ns 74.58ns 72.53ns 62.07ns
Tphick para Limits: 1. QU Q3 Q2B QOUTA MKTOUT COUT P2 P5 DEC0 DEC3 DEC15 DEC15 DEC15 DEC15 DEC18 DEC21 DEC24 DEC27 DEC33 DEC33 DEC36 DEC39 MCOUTA	OCCNS minimum 35.93nS 38.49nS 40.93nS 23.63nS 27.03nS 70.27nS 92.53nS 129.2nS 65.65nS 65.16nS 65.16nS 65.16nS 57.17nS 57.25nS 64.10nS 62.3cnS 63.85nS 73.46nS 73.46nS 73.46nS 73.46nS 73.46nS 73.46nS	00v, vih = 3 7, 200.0ns 21 Q06 Q36 T0UT6 MKCUT6 PO P3 P6 DEC1 DEC4 DEC7 DEC10 DEC13 DEC16 DEC22 DEC25 CEC28 DEC31 DEC34 MOUT40 MOUT43 MOUT46	.CCV, Vil = C.O maximum.  39.04nS 38.05nS 36.21nS 33.93nS 26.72nS 63.27nS 108.2nS 132.7nS 69.60nS 71.18nS 65.32nS 62.72nS 61.29nS 64.25nS 61.63nS 62.41nS 74.37nS 74.84nS 79.04nS 76.94nS 77.09nS 80.70nS	COV C2 C18 TOUTA COUTB MMOUT P1 P4 P7 DEC5 DEC5 DEC11 DEC17 DEC23 DEC23 DEC23 DEC23 DEC35 DEC35 DEC35 DEC34 MOUT44 MOUT47	37.07ns 40.70ns 34.97ns 23.50ns 51.00ns 80.52ns 108.2ns 113.1ns 66.98ns 66.82ns 54.50ns 60.80ns 62.25ns 60.93ns 61.87ns 64.93ns 67.78ns 72.60ns 72.14ns 74.19ns 87.34ns 74.58ns

```
59.40nS
                                              57.69nS
                                                            DEC118
                              DEC108
                56.63nS
 DEC98
                                                                            55.61nS
                                                            CEC14B
                                              57.17nS
                              DEC138
                54.45nS
 DEC12B
                                                                            62.33nS
                                                            CEC17B
                                              62.33nS
                              DEC16B
                66.87nS
 DEC15B
                                                                            58.49nS
                                                            DECZCB
                                              62.25nS
                              DEC198
                61.92nS
 DEC188
                                                                            60.15nS
                                                            CEC238
                                              63.55nS
                              DEC228
                 61.61nS
_DEC21B
                                                                            58.23nS
                                                            DEC268
                                               56.52nS
                              DEC258
                 63.55nS
 DEC24B
                                                                            63.60nS
                                                            DEC 29B
                                               05.16nS
                              DEC28B
                 56.99nS
 DEC27B
                                                                            61.22nS
                                                            CEC32B
                                               55.90nS
                 57.09nS
                               DEC316
 DEC308
                                                                            63.11nS
                                                            DEC35B
                                               64.25nS
                               DEC348
                 62.62nS
 DEC33B
                                                                            59.95nS
                                                            CEC38B
                                               62.25nS
                               DEC376
                 61.03nS
                                                                            68.79ns
 DEC36B
                                                            CUT41B
                                               75.43nS
                               CUT405
                 54.93nS
 DEC398
                                                                            74.29nS
                                                            OUT448
                                               73.38n5
                               JUT438
                 71.57nS
 OUT428
                                                                             73.77nS
                                                             CUT47B
                                               72.94nS
                               QUT4cB
                 73.64ns
 OUT456
 Tphlck params: Vcc = 5.25V, Vih = 3.00V, Vil = 0.00V
                                200.OnS maximum.
           1.00CnS minimum/
 Limits:
                                                                             36.37nS
                                                             C 2
                                               38.29nS
                               01
                  35.07nS
 CO
                                                                             39.92nS
                                                             218
                                               37.14nS
                               205
                  37.56nS
 Q3
                                                                             34.16nS
                                                             TCUTA
                                               35.3GnS
                               238
                  40.10ns
 C28
                                                                             23.01nS
                                                             COUTB
                                               33.25nS
                               TOUTS
                  23.09nS
                                                                             49.75nS
 COUTA
                                                             MMOUT
                                               26.25nS
                               MKOUTB
                  26.41nS
 MKTOUT
                                                                             78.62nS
                                               61.61nS
                                                             P1
                               PÜ
                  68.56nS
 COUT
                                                                             105.7nS
                                                             P4
                                               105.ónS
                               ₽3
                  90.37nS
- P2
                                                                             110.3nS
                                                             P7
                                               129.2nS
                               Pć
                  126.0nS
  P5
                                                                             65.60nS
                                                             C E C 2
                                                67.96nS
                               DEC1
                  64.25n3
 DECO
                                                                             65.34nS
                                                             CEC5
                                                69.49nS
                               DEC4
                  54.77nS
  DEC3
                                                                             53.20nS
                                                             CEC8
                                                63.81nS
                  63.78nS
                               DEC7
  DEC6
                                                                             54.39nS
                                                             DEC11
                                                61.37nS
                                DEC10
                  58.83nS
  DEC9
                                                                              59.45nS
                                                             CEC14
                                                59.76nS
                                DEC13
                  55.80nS
  CEC12
                                                                              60.96nS
                                                             CEC17
                                                63.03nS
                                DEC16
                  56.00nS
  DEC15
                                                                              59.58nS
                                                             CECZC
                                                60.46nS
                                DEC19
                  62.80nS
  DEC18
                                                                              60.70nS
                                                             CEC23
                                                61.27nS
                                DEC 22
                  61.16nS
- DEC21
                                                                              63.81nS
                                                              CEC26
                                                72.81nS
                                DEC 25
                  64.3onS
  DEC24
                                                                              66.28nS
                                                              DEC 29
                                                71.57nS
                                DEC26
                  71.98nS
  DEC27
                                                                              71.18nS
                                                              DEC32
                                                73.38nS
                  67.88nS
                                DEC31
  DEC30
                                                                              70.74nS
                                                              DEC35
                                                77.38nS
                                DEC34
                  72.45nS
  CEC33
                                                                              72.68nS
                                                              DEC38
                                                75.38nS
                                DEC37
                  71.80nS
  CEC36
                                                                              85.42nS
                                                              MOUT 41
                                                81.53nS
                                MOLT40
                  69.96nS
  DEC39
                                                                              72.92nS
                                                              MOUT44
                                                75.46nS
                                MCUT43
                  79.7on5
  MOUT42
                                                                              70.74nS
                                                78.70nS
                                                              MOUT47
                                MOUT46
                  73.23nS
  MOUT45
                                                                              60.62nS
                                                              DEC2B
                                                63.16nS
                                DEC18
                  63.19nS
 - DECO8
                                                                              59.40nS
                                                              CEC58
                                                59.95nS
                  60.49nS
                                DEC45
 - DEC38
                                                                              49.91nS
                                                              CEC88
                                                61.53nS
                                DEC76
                  62.98nS
  DEC6B
                                                                              57.74nS
                                                              DEC11B
                                                56.44nS
                                DEC10B
                  55.38nS
  DEC9B
                                                                              54.65nS
                                                              CEC14B
                                                55.85nS
                                DEC13B
                  53.23nS
  DEC128
                                                                              61.04nS
                                                              DEC17B
                                                61.04nS
                                DEC16B
                   65.47nS
  DEC158
                                                                              57.25nS
                                                              DECSOR
                                                61.32nS
                                DEC19B
                   60.65nS
  DEC18B
                                                                               58.83nS
                                                              DEC23B
                                                 62.33nS
                                DEC228
                   60.33nS
  DEC21B
                                                                               56.94nS
                                                 55.30nS
                                                              DEC26B
                                DEC25B
                   62.15nS
  DEC24B
                                                                               62.18nS
                                                              DEC298
                                                 63.73nS
                                DEC28B
                   55.74nS
  DEC27B
                                                                               59.71nS
                                                              DEC32B
                                                 54.65nS
                                DEC318
                   55.85nS
 - DEC30B
                                                                               62.31nS
                                                 62.93nS
                                                               DEC35B
                                DEC34B
                   61.14nS
  DEC33B
                                                                               58.44nS
                                                               DEC38B
                                                 60.88nS
                                DEC37B
                   60.33nS
  DEC36B
                                                                               67.21ns
                                                               OUT41B
                                                 73.77nS
                                 OUT 408
                   63.58nS
  DEC398
                                                                               72.81nS
                                                 71.67nS
                                                               CUT448
                                 OUT438
                   69.91nS
   OUT42B
                                                                               72.11nS
                                                               CUT47B
                                                 71.26nS
                                 OUT46B
                   72.11nS
   OUT45B
  Tphlck params: Vcc = 5.50V, Vih = 3.00V, Vil = 0.00V
                                  200.OnS maximum.
             1.000nS minimum/
                                                                               35.69nS
  Limits:
                                                               Q2
                                                 37.61nS
                                 91
                   34.34nS
   00
```

Q3	36.86nS	Q0B	36.44nS	Q1B	39.22ns
Q2B	39.25nS	ú3₽	34.60nS	TOUTA	33.51nS
QOUTA	22.04nS	TOUTB	32.53nS	COUTE	22.57nS
MKTOUT	25.94ns	MKCUTE	25.73nS	MMOUT	48.77ns
COUT	67.11nS	PO	60.31nS	P1	77.01ns
P 2	88.38nS	Р3	103.3nS	P4	103.6nS
P 5	123.0ns	P6	126.2mS	P7	107.8nS
DECO	63.03nS	DEC1	66.59nS	DEC2	64.25nS
DEC3	63.50nS	DEC4	63.12nS	DEC 5	64.10nS
DECÓ	62.44nS	DEC7	62.57nS	DEC8	52.03nS
DEC9	57.46nS	DEC10	60.10nS	CEC11	52.94nS
DEC12	54.63ns	DEC13	58.47nS	DEC14	58.29nS
DEC15	54.97nS	DEC16	61.92nS	DEC17	59.69nS
DEC18	61.79nS	DEC19	59.22nS	DEC 20	58.49nS
DEC21	59.95nS	DEC22	60.23nS	DEC23	59.61nS
DEC24	63.01nS	DEC 25	71.44nS	DEC 26	62.44nS
DEC27	70.66nS	DEC28	70.22ns	CEC29	65.03nS
DEC30	66.43nS	DEC31	71.98nS	DEC32	69.73ns
DEC33	71.15nS	DEC34	75.85nS	DEC35	69.34nS
DEC36	70.35nS	DEC37	73.77nS	DEC38	71.44nS
DEC39	68.64nS	MOUT40	79.87nS	MOUT41	83.81nS
MOUT42	78.08nS	MOUT43	74.06nS	MOUT44	71.49nS
MOUT45	71.70nS	MOUT46	76.96nS	MOUT47	67.70ns
DECOB	61.84nS	DEC1B	61.37nS	CEC28	59.25nS
DEC3B	58.86nS	DEC4B	58.67nS	DEC5B	58.00ns
DEC66	61.61nS	OEC7B	60.23nS	DEC88	48.79nS
DEC9B	54.26nS	DEC 108	55.35nS	DEC118	56.47nS
DEC128	52.19ns	DEC13B	54.39nS	CEC14B	53.59nS
DEC158	04.12nS	DEC16B	59.79nS	DEC178	59.79nS
DEC18B	59.48nS	DEC19B	59.95nS	DEC20B	56.31nS
DEC218	59.12nS	DEC22B	61.14nS	DEC23B	57.66nS
DEC248	60.93nS	DEC258	54.16nS	CEC26B	55.72nS
DEC278	54.65nS	DEC28B	62.46nS	DEC29B	60.91nS
DEC308	54.73nS	DEC318	53.51nS	CEC32B	58.47nS
DEC338	59.38nS	DEC348	61.76nS	DEC35B	61.04nS
DEC368	59.01nS	DEC378	59.53nS	DEC38B	57.25nS
DEC39B	62.36nS	0UT468	72.11nS	OUT 41B	65.89nS
OUT428	68.27nS	0UT438	70.06nS	OUT 44B	71.36nS
OUT 458	70.66nS	OUT468	¢7.05nS	CUT 47B	70.45nS
				· · •	. 33.13.10

Device PASSED all tests.

# SECTION 3.6 Life Test Results (500 hr)

				1							
	ACTEL 1280	FPGA LIF	E TEST RE	SULTS					<del>-  </del>		
		240 H	OURS-TE	MP-25°C							
TEST	UNIT1-2-CT		UNIT4	UNIT5	UNITE	UNIT7	UNITE	UNITS	UNIT10	UNIT11	HRIT
FUNC	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	UNIT
VOH	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
/OL	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
SB	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
<u>.</u>	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
H	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
OZL	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
DZH	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
IH	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
IL	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	<del></del>	PASS
PZL	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
PZH	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
PLHCK	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
HLCK	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
							1.7.55	1 700	TAGO	PASS	PASS
			-						<del>                                     </del>	-	<del> </del>
	ACTEL 1280 F	PGA LIFE 1	EST RES	ULTS							
		500 HO	JRS-TEMP	- 25°C							
ST	UNIT1-2-CTL	UNIT3	UNIT4	UNIT5	UNIT6	UNIT7	HENTO	1101170		ļ	
VC	PASS	PASS	PASS	PASS	PASS	<del></del>	UNIT8	UNITS	UNIT10	UNIT11	UNIT12
1	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
	PASS	PASS	PASS			PASS	PASS	PASS	PASS	PASS	PASS
	PASS	PASS	PASS	PASS		PASS	PASS	PASS	PASS	PASS	PASS
	PASS	PASS	<del> </del>		PASS	PASS	PASS	PASS	PASS	PASS	PASS
L	PASS	PASS				PASS	PASS		PASS	PASS	PASS
 H	PASS	PASS	PASS		PASS	PASS	PASS	PASS	PASS	PASS	PASS
	PASS	<del></del>			PASS	PASS	PASS	PASS	PASS	PASS	PASS
· · · · · · ·	PASS	<del></del>				PASS	PASS	<del></del>	PASS	PASS	PASS
	PASS	+					PASS	PASS	PASS	PASS	PASS
<u> </u>	PASS	1					PASS	PASS	PASS	PASS	PASS
ick	PASS	<del> </del>					PASS	PASS	PASS		PASS
CK	PASS						PASS	PASS			PASS
. <del></del>	ו אטט	PASS	PASS	PASS	PASS	PASS	PASS	PASS		PASS	PASS

	9-Jun-92				IFF TECTO	DEDECORM	En		
			ACTEL 12	80 FPGA L	IFE IESIS	PENFONIN	LU		
				<del> </del>					
	TEST	CONDITIO	NS						# PINS
	FUNC	VCC = 4.50	V, VIH = 3.0	0.0 = JIV, VO	10V				
		VCC = 4.75	V,VIH = 3.0	0.0 <b>–</b> 11V, VO	OV				
		VCC=5.00	V,VIH = 3.0	0.0 = 11V, VO	OV				-
		VCC = 5.25	V,VIH = 3.0	0.0 = 11V,VO	OV				
		VCC = 5.50	V,VIH = 3.0	0V,VIL = 0.0	00	O LIMIT -	3 70V MIN F	50V MAX	120
	VOH	VCC = 4.50	IV,VIH = 3.0	10V,VIL = 0.0	UV,10 = -4.U	Oma,LIMIT -	3.70V MIN,5	50V MAX	120
		VCC = 4.75	V,VIH = 3.0	10V,VIL = U.L	104,10 = -4.0	Oma LIMIT	-3.70V MIN,	5.50V MAX	120
		VCC = 5.00	)V,VIH = 3.0	10V,VIL = U.L	10V.10 = -4.0	Oma I IMIT	- 3.70V MIN,	5.50V MAX	120
		VCC = 5.25	V,VIH = 3.0	):04,VIL = 0.1	10V la - 4.0	Oma LIMIT	-3.70V MIN,	5.50V MAX	120
		VCC = 5.50	)V,VIH = 3.0	)UV,VIL = U.I	10V la - 6 0	Oma I IMIT :	0.00V MIN,	1.400V MAX	120
	VOL	VCC = 4.4	DV,VIH = 3.1	00V,VIL = 0.0	0.0 = 0.0 0.0 = 6.0	Oma LIMIT :	n nov Min (	0.400V MAX	120
		VCC = 4.7	5V,VIH = 3.	00V,VIL = 0.1	0.0 = 0.0	Ome LIMIT	O OOV MIN.	0.400V MAX	120
		VCC - 5.0	0V,VIH = 3.	00V,VIL = U.	00V lo = 6.0	Oma LIMIT	O OOV MIN.	0.400V MAX	120
		VCC = 5.2	5V,VIH = 3.	OUV,VIL = U.	00V lo = 6.0	Oma I IMIT	-0.00V MIN.	0.400V MAX	120
		VCC = 5.5	0V,VIH = 3.	TOV OUTS.	ODEN I IMI	T = 123 3uz	MIN,25ma	MAX	
	lsb	VCC = 4.5	UV,INS = 4.	ZEV OUTS	OPEN LIM	T = 133.3ua	MIN,25ma l	XAN	
		VCC = 4.7	5V,INS = 4	OOV OUTS	OPEN I IM	IT = 180.0u	MIN,25ma	MAX	
		VCC = 5.0	C-SMI, VUI	DUV, UUTS	OPEN IIM	IT = 210.0u	a MIN,25ma	MAX	
		VCC = 5.2	5V,INS = 5	EON OUTS	- OPEN LIM	IT = 240.0u	a MIN,25ma	MAX	
		VCC = 5.3	C = CMI, VUC	.00V,0013	_ 10 00ua	MIN.+ 10.00	Dua MAX		2
	lil	VCC = 4.	OUV,VIN = U	.00V,LIMIT	_ 10.00ua	MIN. + 10.01	Dua MAX		2
		VCC = 4.	OOU VIN - O	.00V,LIMIT	10.00ua	MIN. + 10.0	Oua MAX		2
		VCC = 5.	OCY VIN - C	.00V,LIMIT	10 00ua	MIN. + 10.0	Oua MAX		
		VCC = 5.	COV VIN - C	0.00V,LIMIT	=.10 00ua	MIN. + 10.0	Qua MAX		
		VUU=5.	COV VIN = U	1.50V,LIMIT	10 00ua	MIN. + 10.0	Oua MAX		
	lih	VCC = 4.	50V,VIN = 4	4.75V,LIMIT	10.00uu	MIN + 10.0	Qua MAX		
		VCC = 4.	/5V,VIN = 4	4.79V,LIMIT 5.00V,LIMIT	- 10 00ua	MIN. + 10.0	Oua MAX		
		VCC = 5.	OCY VIN	5.25 <b>V,LIMI</b> 1	10 00ua	MIN. + 10.0	Oua MAX		
		VCC 5	- MIN VOZ	5.50V,LIMI	T = 10.00ua	MIN. + 10.0	Oua MAX		
		VUU=5	FOY VIN	0.00V,LIMI	r = .10 00ua	MIN. + 10.	00ua MAX		1
	lozi	VUU = 4	ZEV VIN -	0.00V,LIMI	T = -10.00ua	MIN, + 10.	OOua MAX		1
		VCC = 4	OOV VIN -	0.00V,LIMI	T = 10.00u	. MIN, + 10	.00ua MAX		
		VUU=0	DEV VIN	0.00V,LIMI	T = 10.00u	MIN.+10	.00ua MAX		
<u> </u>		VCC 5	EOV VINI -	O COV, LIMI	T = -10.00u:	MIN, + 10	XAM su00.		
		VUU=5	LEON VIN -	A SOV LIMI	T = 10.00u	a. MIN. + 10	.00ua MAX		
	lozh	VUU = 4	TEV VIN	A 75V I IM	T = 10.00u	a, MIN, + 10	1.00ua MAX		
L		VCC -4	TON VINE	5 OOV I IM	T = ·10.00u	a, MIN, + 10	).00ua MAX		
		VUU=	S DEV VIN	5 25V I IM	IT = 10.00u	a. MIN. + 10	0.00ua MAX		
		VCC =	E EUN MIN	5 50V I IM	IT = 10.00u	a, MIN,+10	0.00ua MAX		
1		V66=	U.UUV,VIIV	J.JUT, LIM					

	Vih	VCC = 4.50V,LIMIT = 800.0mv MIN,2.00V MAX	23
		VCC = 4.75V,LIMIT = 800.0mv MIN,2.00V MAX	23
		VCC = 5.00V,LIMIT = 800.0mv MIN,2.00V MAX	23
-		VCC = 5.25V,LIMIT = 800.0mv MIN,2.00V MAX	23
		VCC = 5.00V,LIMIT = 800.0mv MIN,2.00V MAX	23
	Vil	VCC = 4.50V,LIMIT = 800.0mv MIN,2.00V MAX	23
		VCC = 4.75V,LIMIT = 800.0mv MIN,2.00V MAX	23
		VCC = 5.00V,LIMIT = 800.0mv MIN,2.00V MAX	23
		VCC = 5.25V,LIMIT = 800.0mv MIN,2.00V MAX	23
	1	VCC = 5.00V,LIMIT = 800.0mv MIN,2.00V MAX	23
	Tpzl	VCC = 4.50V, VIH = 3.00V, VIL = 0.00V, LIMIT = 1.00ns MIN, 200.0ns MAX	112
		VCC = 4.75V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	112
		VCC = 5.00V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	112
		VCC = 5.25V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	112
		VCC = 5.50V, VIH = 3.00V, VIL = 0.00V, LIMIT = 1.00ns MIN, 200.0ns MAX	112
	Tpzh	VCC = 4.50V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	112
		VCC = 4.75V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	112
		VCC = 5.00V, VIH = 3.00V, VIL = 0.00V, LIMIT = 1.00ns MIN, 200.0ns MAX	112
		VCC = 5.25V, VIH = 3.00V, VIL = 0.00V, LIMIT = 1.00ns MIN, 200.0ns MAX	112
		VCC = 5.50V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	112
	Tplhck	VCC = 4.50V, VIH = 3.00V, VIL = 0.00V, LIMIT = 1.00ns MIN, 200.0ns MAX	120
		VCC = 4.75V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	120
		VCC = 5.00V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	120
		VCC = 5.25V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	120
		VCC = 5.50V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	120
	Tphick	VCC = 4.50V, VIH = 3.00V, VIL = 0.00V, LIMIT = 1.00ns MIN, 200.0ns MAX	120
	<u> </u>	VCC = 4.75V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	120
		VCC = 5.00V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	120
	· · · · · · · · · · · · · · · · · · ·	VCC = 5.25V,VIH = 3.00V,VIL = 0.00V,LIMIT = 1.00ns MIN,200.0ns MAX	120
		VCC = 5.50V, VIH = 3.00V, VIL = 0.00V, LIMIT = 1.00ns MIN, 200.0ns MAX	120

	·	

## SECTION 3.7 Radiation Data Total Dose

•	

#### 1.0 Purpose

The purpose of this test is to characterize the Actel 1280, 1.2um CMOS FPGA, for space application total dose environments.

#### 2.0 Background

Previous total dose testing of the Actel 1020, 2.0um CMOS FPGA performed by Hughes Aircraft Company (HAC) found a significant increase in the minimum Vdd during post rad ambient (25 deg C) annealing testing. In addition, a two to three times increase in Idd was observed. The Actel 1020 tests concluded that the 1020 device was acceptable to 100K rad. Since the Actel 1280, 1.2um component is based on the same process similar results were expect. During the Actel 1280 testing, a focus was placed on the increases in the Vdd and Idd.

#### 3.0 Test Procedure

The test procedure used to evaluate the Actel 1280 device is identical to the procedure used for the 1020 device. A copy of the test procedure is provided in Appendix A. A summary of the procedure is described below:

Test A: Tri-state output buffer characterization.

Measure the following parameters of the tri-state output buffer: Voh, Vol, Ios, Leakage, Tr, Tf, Tplh, Tphl, Tphz, Tpzh, Tpzl Four outputs per device are tested.

Test B: Standard input/output buffer characterization and combinatory logic delay test.

Measure the following parameters of the standard output buffer:

Voh, Vol, Ios, Vih, Vil, Iih, Iil, Tr, Tf, Tphl, Tplh Four output/input per devices are tested.

Measure the delay through the following logic elements: 3 input AND, 4 input AND, 3 input OR, 4 input OR 50 gates of each type are changed together in series. One chain of each gate type per device are tested.

Test C: Flip-Flop characterization.

Measure the following parameters of the D-type flop-flop: Tsu, Thd, Tpd, minimum clock pulse width, clock skew

Four flip-flops are tested.

The clock skew measures the maximum clock skew across the entire die.

Test D: Speed and minimum Vdd characterization.

Measure the maximum operating frequency of a 12 bit binary counter.

Measure the minimum Vdd that the 12 bit binary counter will operate.


One counter per device is tested.

The counter fails the tests when it fails the functional count vectors.

Test E: Static Idd and dynamic Idd measurement.

Measure the static Idd.

Measure the dynamic Idd at 5Mhz, 2Mhz, and 1Mhz.



4.0 Test Samples

A total of 26 sample parts are used from two diffusion lots (13 from each lot). The parts were provided by Actel. Both lots are from the Matsushita's 1.2um production process. All parts are programmed at HAC. Twenty-four parts are for testing and two are for control.

#### 5.0 Test Flow

Test samples shall be divided into four groups of six (three devices from each diffusion lot). Each group shall be exposed at a single total dose level then annealed in accordance with Table 1. Electrical tests shall be performed pre-rad, post-rad, and following each annealing period. Bias voltage shall be maintained during exposure, anneal, and transportation periods. Unbiased periods shall not exceed one minute at any one time.

Group Number	Quantity	Total Dose (K rad)	Anneal Procedure (Cumulative hours)
1	6	20	1 hour at 25 deg C 3 hours at 25 deg C 24 hours at 100 deg C 48 hours at 100 deg C 72 hours at 100 deg C 168 hours at 100 deg C
2	6	70	Same as above
3 *	6	100	Same as above
4 *	6	200	Same as above

Table 1 - Total Dose Levels and Anneal Procedure

## 6.0 Bias Conditions

All devices are biased during irradiation, anneal, and transportation. This circuit holds the reset low to ensure that all parts are held in a fixed known state. Four outputs are held high while in the high Z state. The remaining outputs are left open with some driven low and some driven high.

Two bias boards are used. The exposure bias board holds two test samples, the anneal bias board holds six devices. Both bias boards use zero insertion force sockets.

#### 7.0 Radiation Source

The two radiation sources used are the Hughes Gammacell 220, Cobalt 60 irradiators with dose rates of approximately 83.37 rad (Si)/sec and 123.59 rad (Si)/sec. These cells have a MIL-STD-883, Method 1019 compliant Pb-Al scatter cutter and temperature controller installed. Parts are irradiated two at a time, maintaining dose uniformity to within ten percent.

#### 8.0 Test Result Summary

Group 2 (70 K rad) test was performed first. The cell is rated at 123.57 rad/sec. The total dose time is 9.48 minutes. A total of four parts (S/N 2, 3, 5, and 6) were irradiated to 70K rad. S/N 2 and 5 were irradiated first then tested, then S/N 3 and 6 were irradiated, then tested. The Idd current and temperature was monitored while the parts were irradiated. When the exposure started a rapid increase in Idd current was noticed. Within 90 seconds of the start of the exposure the Idd value reached 60ma per device. This was approximately a 350 times increase in the pre-rad Idd value. The power supply current limit was increased to 300ma (to yield 150ma per device) and within 140 seconds the Idd current reached 150ma per device. At this point the current limit of the power supply was not increased because of the risk of thermally damaging the devices. The power supplies current limited at 300ma (total for both devices) and the Vdd voltage dropped to 2.4 volts during the

<sup>\*</sup> Note: These levels were not performed due to the 70K rad test results.

remainder of the exposure. Once the exposure stopped, a rapid and steady decrease in Idd current was noticed. The devices were removed from the chamber and placed in the bias board for transportation to the test area. The total time that the devices were unbiased was less than one minute. Table 2 summarizes the Idd measurements for the "0 hour", "1 hour", and "3 hour" tests.

		Static Idd (ma)		
Hour	S/N 2	S/N 5	S/N 3	S/N 6
"0 hr" (25 deg C)	23.9 actual time 46 min	no data available	79.0 actual time 21 min	25.3 actual time 23 min
"1 hr" (25 deg C)	22.9 actual time 1 hr 6 min	16.8 actual time 1 hr 29 min	60.4 actual time 1 hr 2 min	20.7 actual time 1 hr 3 min
"3 hr" (25 deg C)	18.5 actual time 3 hr 22 min	14.9 actual time 3 hr 24 min	52.3 actual time 2 hr 0 min	18.6 actual time 2 hr 2 min

Table 2 - Static Idd Current - 70K rad - Ambient Anneal

In addition to the Idd measurements a complete set of tests corresponding the test procedure described in Appendix A was collected.

During device testing difficulty was encountered in powering-up the devices. The static Idd current decreased to a reasonable level quickly post-rad but the power-up (inrush) Idd current was very high. While testing the devices post-rad the current limit level of the tester power supply had to be set as high as 300ma to guarantee that the parts would power up to 5.0 volts. This is the reason that no data was available on S/N 5 "0 hr". The tester was set at it's maximum current limit value of 450ma and the device still would not power-up. Once the devices were at 5.0 volts the Idd current remained at it's static value.

During the post-rad testing a minimum Vdd test was performed. As described in the test procedure in Appendix A, a 12 bit binary counter was programmed in each device and clocked at 1 Mhz. The Vdd voltage was continuously decreased until the counter fails to count "correctly" (note, "correctly" means a simple functional check of the binary count sequence). This test was used to help assess threshold shifts due to radiation. The minimum Vdd observed pre-rad was 2.11 volts. This value was very consistent among all devices. Table 3 lists the minimum Vdd value during the ambient annealing period.

	Minimum Vdd (volts)						
Hour	S/N 2	S/N 5	S/N 3	S/N 6			
"0 hr" (25 deg C)	2.54 actual time 46 min	no data available	4.41 actual time 21 min	2.63 actual time 23 min			
"1 hr" (25 deg C)	2.56 actual time 1 hr 6 min	2.79 actual time 1 hr 29 min	3.70 actual time 1 hr 2 min	2.64 actual time 1 hr 3 min			
"3 hr" (25 deg C)	2.61 actual time 3 hr 22 min	2.84 actual time 3 hr 24 min	3.35 actual time 2 hr 0 min	2.66 actual time 2 hr 2 min			

Table 3 - Minimum Vdd - 70K rad - Ambient Anneal

In general the minimum Vdd value increased post-rad during the ambient annealing period from the "0 hr" to the "3 hour" tests except for S/N 3.

Once the ambient annealing period was complete the high temperature annealing began. During high annealing, each devices was tested at 24, 48, 72, and 168 hours. The devices were biased and annealed at 125 deg C. The complete test procedure was performed on each device during each test time. Close attention was focused on the Idd current and the minimum Vdd value. Table 4 lists the Idd measurements during temperature annealing.

		Static Idd (ma)		
Hour	S/N 2	S/N 5	S/N 3	S/N 6
24 hr (125 deg C)	80.6	94.1	111.0	92.0
48 hr (125 deg C)	62.8	70.6	86.6	65.7
72 hr (125 deg C)	54.9	57.1	73.9	46.2
168 hr (125 deg C)	20.1	18.5	33.6	14.4

Table 4 - Static Idd Current - 70K rad - Temperature Anneal

As shown in the Table 4, an large increase in Idd current occurred after the first 24 hours of temperature annealing for all devices and within 7 days fell off to a fairly low level.

The minimum Vdd displayed a continuous upward shift during the annealing period as shown in Table 5.

Minimum Vdd (volts)						
Hour	S/N 2	S/N 5	S/N 3	S/N 6		
24 hr (125 deg C)	2.88	2.99	2.81	2.81		
48 hr (125 deg C)	4.11	4.11	4.00	4.00		
72 hr (125 deg C)	4.11	4.11	4.00	4.11		
168 hr (125 deg C)	4.11	4.11	4.11	4.11		

Table 5 - Minimum Vdd - 70K rad - Temperature Anneal

The minimum Vdd value clamped at approximately 4.11 volts for all devices. This is an 2 volt increase over the pre-rad value.

Based on the performance of the four devices at 70K rad, a lower value total dose test of 20K rad was performed next. In addition to a lower total dose value a different dose rate chamber was used. The chamber is rated at 83 rad/sec. A different dose rate chamber was selected in order to see if the dose rate would significantly affect the rate of Idd increase during the exposure period. Four devices (S/N 7, 8, 9, and 10) were tested pre-rad then irradiated biased to 20K rad. Like the 70K rad test, immediately after the exposure started a rapid increase in Idd current was observed. Within 180 seconds of the start of the exposure the Idd current reached 150ma per device. The power supply current limit was increased to 500ma (250ma per device) to prevent a current limit voltage drop.

During the exposure of S/N 7 and 8, at about 20 seconds before the end of the exposure period (the Idd current was now at approximately 200ma per device) a sudden jump in Idd current forced the power supply into current limit at 500ma (total for both devices) and the Vdd voltage to drop to 2.4 volts. The devices stayed in this high current mode for the remainder of the exposure period. It is unknown what caused the sudden (instantaneous) increase in Idd. Devices S/N 9 and 10 did not exhibit this problem. After the exposure was complete the devices were transported biased to the test area for the "0 hour", "1 hour", and "3 hour" tests. Same as for the 70K rad devices, a high inrush current was required in order to power-up the devices. In the 20K rad cases ALL devices would not power-up even with the tester power supply set to it's maximum value of 450 ma. Even after 3 hours of ambient annealing the devices would not power-up. At this point the devices were place in the oven to start temperature annealing. After 24 hours of temperature annealing the devices were tested, all devices powered-up correctly. Table 6 summarizes the Idd measurements during the post-rad temperature annealing period.

		Static Idd (ma)		
Hour	S/N 7	S/N 8	S/N 9	S/N 10
24 hr (125 deg C)	2.21	.673	.750	.743
48 hr (125 deg C)	121.5	119.5	151.5	144.5
72 hr (125 deg C)	89.6	84.1	102.3	100.8
168 hr (125 deg C)	26.6	22.9	33.4	30.2

Table 6 - Static Idd Current - 20K rad - Temperature Anneal

Like in the 70K rad case, the Idd current increased during the initial annealing period and decreased to a fairly low level at the end of the 7 day period.

The minimum Vdd tests did not detect any real change in the Vdd value at 20K rad during the annealing period. Table 7 is a summary of the minimum Vdd test results.

Minimum Vdd (volts)					
Hour	S/N 7	S/N 8	S/N 9	S/N 10	
24 hr (125 deg C)	1.2	2.00	2.00	2.00	
48 hr (125 deg C)	2.00	2.05	2.25	2.00	
72 hr (125 deg C)	2.00	2.00	2.00	2.00	
168 hr (125 deg C)	2.00	2.00	2.00	2.00	

Table 7 - Minimum Vdd - 20K rad - Temperature Anneal

The above documentation only discussed the two key parameters, Idd and minimum Vdd. The actually test performed measured a wide variety of parameters as described in Appendix A. Table 8 list some of the other parameters measured and the variation over the pre-rad value after the 7 day annealing period. Table 8 is data for the 70K rad case. 20K rad test data was also taken with similar results.

Test Name	Pre-Rad Value	Post-Anneal Value 70K Rad	Comments
tri-state buffer propagation delay Tphl	S/N 2 = 18.05 ns S/N 5 = 19.00ns	S/N 2 = 18.20ns S/N 5 = 16.00ns	low-to-high measurement
tri-state buffer output voltage high Voh	S/N 2 = 4.81v S/N 5 = 4.79v	S/N 2 = 4.80v S/N 5 = 4.79v	Ioh = 3.2ma
tri-state buffer output voltage low Vol	S/N 2 = .075v S/N 5 = .082v	S/N 2 = .080v S/N 5 = .085v	Iol = 4.0ma
tri-state buffer output current leakage Iozh	S/N 2 = 4.15na S/N 5 = 4.20na	S/N 2 = 6.17na S/N 5 = 5.04na	tri-state buffer in high- Z state with output tied to 5v.
4 input AND gate propagation delay Tplh	S/N 2 = 395.0ns S/N 5 = 428.0ns	S/N 2 = 444.0ns S/N 5 = 482.0ns	fifty 4-input AND gates in series. Low-to-high measurement.
standard buffer output voltage high Voh	S/N 2 = 4.81v S/N 5 = 4.79v	S/N 2 = 4.80v S/N 5 = 4.79v	Ioh = 3.2ma
standard buffer output voltage low Vol	S/N 2 = .075v S/N 5 = .082v	S/N 2 = .080v S/N 5 = .085v	Iol = 4.0ma
standard buffer output low short circuit Ilos	S/N 2 = 34.7ma S/N 5 = 32.6ma	S/N 2 = 33.15ma S/N 5 = 31.4ma	output buffer in low state while tied to +5v
standard buffer output high short circuit Ihos	S/N 2 = 26.8ma S/N 5 = 23.9ma	S/N 2 = 24.65ma S/N 5 = 22.20ma	output buffer in high state while tied to ground
standard input logic 0 threshold Vil	S/N 2 = 1.36v S/N 5 = 1.37	S/N 2 = 1.72v S/N 5 = 1.74v	
standard input logic 1 threshold Vih	S/N 2 = 1.38v S/N 5 = 1.39v	S/N 2 = 1.72v S/N 5 = 1.74v	
D-type flip-flop propagation delay Tdq	S/N 2 = 20.20ns S/N 5 = 22.30ns	S/N 2 = 23.15ns S/N 5 = 25.10ns	propagation delay from the D input to the Q output
frequency test Fmax	S/N 2 = 16.4Mhz S/N 5 = 14.9Mhz	S/N 2 = 14.3Mhz S/N 5 = 13.0Mhz	maximum frequency that the 12 bit binary counter will operate
dynamic Idd current Idd(dyn)	S/N 2 = 17.26ma S/N 5 = 15.45ma	S/N 2 = 29.63Mhz S/N 5 = 26.4Mhz	frequency at 5Mhz

Table 8 - Test Data for S/N 2 and 5 Post-Anneal - 70K Rad

As shown in the table 8, the other characteristics of the Actel 1280 devices showed little changes with radiation. Table 8 is data for only S/N 2 and 5 but the other parts tested exhibited similar results.

#### 9.0 Summary

The radiation testing stopped after the 20K rad test were complete. Based on the high Idd currents seen during the exposure and annealing periods the Actel 1280 devices seem to be sensitive to the effects of radiation at levels as low as 20K rad. This test data does not conclude that the devices are not acceptable for use in a radiation environment but additional testing must be performed to assure that the high Idd currents will not significantly degrade the reliability of the devices. Additional testing at levels of 10K rad and lower will be performed by Hughes at a later date (current schedule for testing is unknown).

## Appendix A

Actel 1280 FPGA
Total Dose Radiation Test Procedure
Hughes Aircraft Company
Date: 11-14-91 Rev A

## I. TEST A

Objective:

To measure electrical parameters VOH, VOL, IOS, and leakage

current of tri-state output buffers.

To measure timing parameters Tr, Tf, TPHL, TPLH, TPHZ, TPZH, TPLZ,

TPZL.

Circuit:

- Refer to Figure 1.

A total of four Test Circuit - Tri-State Buffer's would be used

in a design.

Layout:

Refer to Figure 2.

- One test circuit would be used on each side of an Actel part.

Simulation Results: NONE

### Test Procedure:

- Measure electrical and timing parameters of all four test circuits.

- Measure VOH at IOH = -3.2 ma and IOH = -20 ua

VOL at IOL = 4 ma and IOL = 20 ua.

(TEST ONLY ONE OUTPUT AT A TIME)

Measure output short circuit current los for :

VOI shorts to GND for maximum of 20 msec.


VOL shorts to VCC for maximum of 20 msec. (TEST ONLY ONE OUTPUT AT A TIME)

Disable tri-state output buffers and measure output leakage


current.

Measure timing parameters according to the following figures:


IN1A - VCC




IN1A = VCC



IN2A = GND




IN2A = Vcc



- Set an output to a logic low state with a voltage load of 0 V. The voltage load would be swept to 5 V in 0.5 V steps.
   Measure output current I as a function of output voltage V.
- Set an output to a logic high state with a voltage load of 5 V. The voltage load would be swept to 0 V in 0.5 V steps.

  Measure output current I as a function of output voltage V.



Test Circuit A - Schematic Diagram

### II. TEST B

Objective: - To measure propagation delay for 4 different types of

combinational logic.

- To measure V<sub>OH</sub>, V<sub>OL</sub>, and l<sub>OS</sub> of output buffers.

To measure VIH., VIL, and input leakage current.

Circuit: - Refer to Figure 3.

Type 1 - 50 3-inputs AND gates.
Type 2 - 50 4-inputs AND gates.
Type 3 - 50 3-inputs OR gates.


Type 4 - 50 4-inputs OR gates.

Layout: - Refer to Figure 4.


Simulation Results: Refer to Figure 5.

Test Procedure:

 Measure propagation delay from input to output of all four test circuits according to the following figure:



Measure T<sub>f</sub> and T<sub>f</sub> according to the following figure:



\* Also measure Tr and TI between 1V and 4 V

Measure VOH at I<sub>OH</sub> = -3.2 mA and I<sub>OH</sub> = -20 uA.

VOL at I<sub>OL</sub> = 4 mA and I<sub>OL</sub> = 20 uA.

(TEST ONLY ONE OUTPUT AT A TIME)


Measure output short circuit current los for VOH shorts to GND and VOL shorts to Vcc for maximum of 20 msec.

(TEST ONLY ONE OUTPUT AT A TIME)


- Measure input voltage level VIH and VIL.

- Measure input leakage current IL at VIN = Vcc or GND.

- Set an output to a logic low state with a voltage load of 0 V. The voltage load would be swept to 5 V in 0.5 V steps.
   Measure output current I as a function of output voltage V.
- Set an output to a logic high state with a voltage load of 5 V. The voltage load would be swept to 0 V in 0.5 V steps.
   Measure output current I as a function of output voltage V.



Test Circuit B - Schematic Diagram



Test Circuit B - Simulation Timing Diagram

#### III. TEST C

Objective:

To measure setup and hold time, propagation delay, and minimum

clock pulse width.

To determine the clock skew.

Circuit:

Refer to Figure 6.

Four sets of flip-flops (A0,A1), (B0,B1), (C0,C1), and (D0,D1)

would be used in the design.

Layout:

- Refer to Figure 7.

- All flip flops are manually placed. FF1 is placed closest to the clock buffer and FF2 is placed farthest from the clock buffer. Flip flops (A0,A1) and (D0,D1) are placed on different row of logic module. Flip flops (B0,B1) and (C0,C1) are placed on the same


row of logic module.

Simulation Results:

Refer to Figure 8.


#### Test Procedure:

Measure the setup and hold time by dithering the clock input and monitor for output QA0 according to the following figure:




(sample QA0 20 usec after the rising edge of the clock)

Measure the minimum clock pulse width (Tw) that triggers flip flop output QA0 to change from low to high. See the following timing diagram:




(sample QA0 20 usec after the rising edge of the clock)


Measure flip flop propagation delay (Tpd) according to the following figure:




Measure the clock skew (Tsk) according to the following figure:



 Repeat the same measurements for the other three sets (B0,B1), (C0,C1), and (D0,D1).



Test Circuit C - Schematic Diagram



Test Circuit C - Simulation Timing Diagram

# IV. TEST D

To characterize performance and Vdd minimum. Objective:

Refer to Figure 9. Circuit:

Refer to Figure 10. Layout:

Simulation Test Results: NONE.


### Test Procedure:

# Characterize performance.

- Set ENA to logic 1. a.
- Clock Rate = 10 Mhz (TBR) b.
- increase clock rate by 0.2 Mhz (TBR) C.
- Enable RESET for 10 msec. d.
- Verify counter outputs change from 000 through FFF and e. back to 000.
- Repeat steps c through e until the counter outputs are invalid. f.
- Record the last clock rate (ie. the clock rate at which the counter g. starts failing).

# Characterize Vdd minimum.

- Set ENA to logic 1.
- Enable Reset for 10 msec (TBR).
- Clock Rate = 1 MHz.
- Reduce Vdd until counter outputs are invalid.



Test Circuit D - Block Diagram

#### V. TEST E

Objective: - To measure lcc current.

Circuit: - Refer to Test Circuit A, B, C, and D.

Layout: - Refer to Test Circuit A, B, C, and D.

Simulation Test Results: NONE.

Test Procedure:

Measure standby current lcc.

All inputs = GND except RESET.Set RESET to logic 0 for 10 msec.

- Set RESET to logic 1. Measure lcc current.

Measure operating current lcc.

- Set RESET to logic 0 for 10 msec. Set RESET to logic 1.

- All inputs = Vcc except inputs DA, DB, DC, DD, and CLOCK.

- CLOCK input is 5 MHz.

 Inputs DA, DB, DC, and DD (pin number 63,76,59, and 57) are toggled at 2.5 MHz on the falling edge of 5 MHz clock. SECTION 4.0 Actel 1020A (1.2 μm)

A.F.		

# SECTION 4.1 Radiation Data Total Dose

	·	

#### TRW SUMMARY REPORT

PRODUCT: ACTEL CMOS FPGA

MANUFACTURING BY: MATSUSHITA ELECTRONICS CORP.

DEVICE: A1020A 1.2 micron 2000 gates

**EVALUATED BY: TRW Electronics System Group** 

**Ref.TRW H936.12.TCL** 


#### **RADIATION TOTAL DOSE**

3 units were evaluated at 30, 50, 100, and 200 krads(Si) total dose at a dose rate of 79 rads(Si)/sec per Mil-Std-883 method 1019. The devices were irradiated in a single exposure sequence. Two units were used as control. Bias on pins during exposure were selectively set to high, low, or open. All units were 84 pin, J lead, plastic package, commercial grade supplied by Actel.

## PARAMETRIC AND FUNCTIONAL RESULTS


Conditions: There was no delay between radiation and test, nor was there bias maintained between radiation and test.

Unit # 12		OK(Pre)	30K	50K	100K	200K	Anneal (24hrs)
	VIH	Pass	Pass	Pass	Pass	Pass	
	VIL	Pass	Pass	Pass	Pass	Pass	
	IIH	Pass	Pass	Pass	Pass	Pass	
	IIL	Pass	Pass	Pass	Pass	Pass	
	IOH	Pass	Pass	Pass	Pass	Pass	
	IOL	Pass	Pass	Pass	Pass	Pass	
	tPHL	Pass	Pass	Pass	Pass	Pass	
	tPLH	Pass	Pass	Pass	Pass	Pass	
	VOH	Pass	Pass	Pass	Pass	Pass	
	VOL	Pass	Pass	Pass	Pass	Pass	
	ICC(ac)	150.6	211.3	199.4	222.6	242.9	190
	ICC(dc)	3.5	63.7	52.4	72.6	86.3	
	FUNC	Pass	Pass	Pass	Pass	Pass	
Unit #13		OK(Pre)	30K	50K	100K	200K	Anneal (24hrs)
	VIH	Pass	Pass	Pass	Pass		
	VIL	Pass	Pass	Pass	Pass		
	ш	Pass	Pass	Pass	Pass		
	11L	Pass	Pass	Pass	Pass		
	ЮН	Pass	Pass	Pass	Pass		
	IOL	Pass	Pass	Pass	Pass	Fail	
	tPHL	Pass	Pass	Pass	Pass		
	tPLH	Pass	Pass	Pass	Pass		
	VOH	Pass	Pass	Pass	Pass		
	VOL	Pass	Pass	Pass	Pass		200
	(CC(ac)	151.2	219.7	204.8	225.6	245	206
	ICC(dc)	3.5	70.2	55.9	75.0		
	FUNC	Pass	Pass	Pass	Pass	Fail	




Unit #15		OK(Pre)	30K	50K	100K	200K	Anneal
	VIH	Pass	Pass	Pass	Pass	Pass	(24hrs)
	VIL	Pass	Pass	Pass	Pass	Pass	
	IIH	Pass	Pass	Pass	Pass	Pass	
	IIL	Pass	Pass	Pass	Pass	Pass	
	IOH	Pass	Pass	Pass	Pass	Pass	
	IOL	Pass	Pass	Pass	Pass	Pass	
	tPHL	Pass	Pass	Pass	Pass	Pass	
	tPLH	Pass	Pass	Pass	Pass	Pass	
	VOH	Pass	Pass	Pass	Pass	Pass	
	VOL	Pass	Pass	Pass	Pass	Pass	
	ICC(ac)	152.4	217.3	204.8	225.6	248.8	210
	ICC(dc)	3.5	66.7	55.4	73.8	95.8	210
	FUNC	Pass	Pass	Pass	Pass	Pass	

# TOTAL DOSE OF A1020A ACTEL FPGA (1.2 MICRON, MEC DIE)



# TOTAL DOSE OF A1020A ACTEL FPGA (1.2 MICRON, MEC DIE)



# SECTION 4.2 Current Density/Step Coverage

#### TRW SUMMARY REPORT

PRODUCT: ACTEL CMOS FPGA

MANUFACTURING BY: MATSUSHITA ELECTRONICS CORP.

DEVICE: A1020A 1.2 micron 2000 gates EVALUATED BY: TRW Electronics System Group Ref. TRW R212.4-027/92 and R212.4-028/92

#### **EVALUATIONS:**

#### **METAL STEP COVERAGE**

Metal step coverage for contact and via is less than 30% per MIL-STD-883 Method 2018. Method of analysis SEM and metallographic sectioning. Worst case side of via or contact was used for measurement.

#### METAL CURRENT DENSITY

5 2

Current density was calculated at less than  $2.0 \times 10^{\circ}$  A/cm allowed by MIL-M-38510 (This assumes 1ma per contact worst case as dictated by ACTEL design rule)

2 5 2

Specific current density calculated is 1.1 ma/um or 1.1 x 10 A/cm at contacts.

No cracks or opens in metal were seen at contacts.


#### LIFE TEST RESULTS

44 Units completed 2000 hours of accelerated life test with no functional failures. Test conditions were Vsig = 5.5Vpp, Vcc = 5.75V, and f = 1 MHZ(Vsig).

All units exhibited an IOL drift (measure is in ma) of between 12% and 18%. This occurred on the majority of units and device pins tested for IOL. Good pins on the same device showed less than 3% drift. This parametric change may be caused by problems associated with the CMOS N-ch transistors and should be further investigatied. The maximum change occurred after 2000 hours of life test with the greatest increase occurring in the first 500 hours. VOL also showed a similar drift which tracked the IOL drift. All other parameters demonstrated less than 5% change throughout the life test.

#### **ACCELERATION FACTOR AND LIFE PREDICTION**

Acceleration factors were calculated using a junction temperature of 187°C and an estimated activation energy of 0.6ev. The field application temperature ranged from 30°C to 130°C. The acceleration factors ranged from 252E+03 to 8.48E+00. Life predictions for this range and the above junction temperature were calculated at 575 years to 1.90 years.



trw.xls



911 SOUTH MOUNTAIN AVE.

**MONROVIA** 

CALIFORNIA 91016

(818) 357-6083

FAX (818) 357-6913

TRW Systems One Space Park Redondo Beach, Ca. 90278

Report Number Report Date:

MR-101033

October 18, 1991

P.O. Number:

SR437026

Date Received: October 4, 1991

#### REPORT OF LABORATORY ANALYSIS

DESCRIPTION OF SAMPLES: One (1) A1020A, ACTEL FPGA, S/N 11

METHOD OF ANALYSIS: Depot, SEM, Metallographic Sectioning, and SEM.

FINDINGS: One (1) A1020A, Actel FPGA, serial number 11, was submitted for evaluation of the metallization step coverage by means of metallographic sectioning. The device was chemically decapsulated to expose the die surface so that metallization stripe width measurements could be obtained. The device was then encapsulated in epoxy and prepared using precision metallographic techniques. The following results were obtained:

. <u>Location</u>	* Minimum Metal <u>Thickness</u>	*% Original Metal <u>Remaining</u>
Via 1	0.18 Microns	19%
Via 2	0.19 Microns	20%
Contact 1	0.09 Microns	11%
Contact 2	0.10 Microns	13%
Contact 3	0.04 Microns	4.5%

<sup>\*</sup> Worst case side of via or contact used for measurement.

Silicon nodules were noted in the metallization but were not taken into consideration in any measurements.

I certify that this report truly

Reviewed and Approved By:

represents the findings of work

performed by me or under my supervision.

John R. Devaney




Figure 1: General SEM view of typical metallization with the glassivation on. Mag. (284X)




Figure 2: Detailed view of typical metal stripes. Width is 4.5 Microns. Mag. (2.79Kx)

Figure 3: Detailed cross-sectional view of via 1. Mag. (20.3Kx)






Figure 4: Detailed cross-sectional view of via 2. Mag. (21.5Kx)





Report Number MR-101033

Figure 5: Detailed cross-sectional view of contact 1. mag. (29.4Kx)

Figure 6: Detailed cross-sectional view of contact 2. Note large silicon nodule at step. Mag. (29.4Kx)

Figure 7: Detailed cross-sectional view of contact 3. Note severe thinning at step.

Mag. (26.2Kx)

ORIGINAL PAGE IS OF POOR QUALITY

### Electromigration Summary of Actel 1020A 1.2um process from MEC Foundry

#### Expected lifetimes of vias, contacts and metal lines,

Lifetime of vias and contacts of Actel's 1.2um 1020A product is simulated to be greater than 100 years at 100C junction temperature. As actually performed by Electromigration Burn-in test of the product, the lifetime exceeds more than 20 years, with no EM related failures found thus far.

We expect longer lifetimes for the vias and contacts of the 2.0 um 1020 product. Via and contact size on silicon is 2.0 um for the 2.0 um process, while it is 1.5 um for the 1.2 um process.

Metal 1 and Metal 2 lines exceed over 40 years at 100C as performed by EM burn-in test.

#### Actual current through single contacts and vias

Based on simulations of a 33 MHz clock frequency design, we found that single contacts/vias passed no more than 100uA in DC current. This is significantly lower than the current allowed to pass through a contact or via. All the single contacts singled out in the JPL report(Ref. 1) passed no more than 65uA at 33MHz and 100C junction temperature.

Another issue mentioned in the above memo suggested that 4mA output buffer current went through either single or multiple contacts. The 4mA was distributed over 36 contacts(equal to 110uA per contact). The worst case single contact in the output buffer was a gate-poly contact, carrying 170 uA of AC current.

# Effect of poor step coverage on the electromigration calculations.

The maximum current density allowed in Actel's electromigration rules, has already taken into consideration that metal lines over topographic structures will reduce its EM capability. The rules also reflect the fact that it is applicable over the whole process spectrum. In addition, runs to be selected for space application have better than average step coverage and line width reduction, based on metal resistance evaluation from the process monitor test chip.

### Observation of nodules inside the contact, via or metal lines.

The metal system has 1% silicon, 0.5% copper in aluminum. Nodules are expected to occur. The electromigration rule has taken into consideration the fact that there will be nodules and that they will reduce the step coverage. The nodule size is small and it does not break the interconnect.

#### **Future improvement**

In the new 1.0 um process, barrier metals are used for both Metal 1 and Metal 2. The expected EM lifetime for the 1.0 um products are hereby greatly improved.

#### References

[1] Mike Sander, "Calculation of current density for Actel 2.0um Technology", Jet Propulsion Laboratory, Feb. 14 1992

EM1020A5.DOC

# SECTION 4.3 Life Test/Characterization

#### TRW SUMMARY REPORT

PRODUCT: ACTEL CMOS FPGA

MANUFACTURING BY: MATSUSHITA ELECTRONICS CORP.

DEVICE: A1020A 1.2 micron 2000 gates

EVALUATED BY: TRW Electronics System Group Ref. TRW R212.4-027/92 and R212.4-028/92

#### **EVALUATIONS:**

#### METAL STEP COVERAGE

Metal step coverage for contact and via is less than 30% per MIL-STD-883 Method 2018. Method of analysis SEM and metallographic sectioning. Worst case side of via or contact was used for measurement.

#### METAL CURRENT DENSITY

5 2

Current density was calculated at less than  $2.0 \times 10^{\circ}$  A/cm allowed by MIL-M-38510 (This assumes 1ma per contact worst case as dictated by ACTEL design rule)

2 5 2

Specific current density calculated is 1.1 ma/um or 1.1 x 10 A/cm at contacts.

No cracks or opens in metal were seen at contacts.

#### LIFE TEST RESULTS

44 Units completed 2000 hours of accelerated life test with no functional failures. Test conditions were Vsig = 5.5Vpp, Vcc = 5.75V, and f = 1 MHZ(Vsig).


All units exhibited an IOL drift (measure is in ma) of between 12% and 18%. This occurred on the majority of units and device pins tested for IOL. Good pins on the same device showed less than 3% drift. This parametric change may be caused by problems associated with the CMOS N-ch transistors and should be further investigated. The maximum change occured after 2000 hours of life test with the greatest increase occuring in the first 500 hours. VOL also showed a similar drift which tracked the IOL drift. All other parameters demonstrated less than 5% change throughout the life test.

#### **ACCELERATION FACTOR AND LIFE PREDICTION**


Acceleration factors were calculated using a junction temperature of 187°C and an estimated activation energy of 0.6ev. The field application temperature ranged from 30°C to 130°C. The acceleration factors ranged from 252E+03 to 8.48E+00. Life predictions for this range and the above junction temperature were calculated at 575 years to 1.90 years.



trw.xls



OL.XLC



VOL.XLC


#### Acceleration Factor Calculations

Acceleration Factor (A.F.) =  $\exp((\text{activation energy/K})(1/\text{Tdesign - 1/Ttest})$ K = Boltzman's constant = 8.63E-5 eV/degree kelvin(K) Activation Energy = 0.6eV (estimated)

Ttest = oven temp + theta ja for ceramic quad flatpack in still air, [(40 C/W) \* (I \* V)] + 273 (for Kelvin conversion)

			MISSION	
Tdesign	Ttest	A.F.	Life (yrs)	
45	187	8.53E+02	194.8	
50	187	6.08E+02	138.9	
55	187	4.38E+02	50.0	
60	187	3.19E+02	72.8	
65	187	2.34E+02	53.4	
70	187	1.73E+02	39.6	
75	187	1.30E+02	29.6	
130	187	8.48E+00	1.9	
120	187	1.32E+01	3.0	
110	187	2.09E+01	4.8	
100	187	3.40E+01	7.8	
90	187	5.68E+01	13.0	
80	187	9.76E+01	22.3	
70	187	1.73E+02	39.6	
60	187	3.19E+02	72.8	
50	187	6.08E+02	138.9	
40	187	1.21E+03	276.2	
30	187	2.52E+03	575.0	

# PREDICTED YEARS OF USE BASED ON 2000 HOUR LIFE TEST DATA



	 • •		

## TECHNICAL REPORT STANDARD TITLE PAGE

1. Report No. JPL Pub. 92-22	2. Government Accession No	3. Recipient's Catalog No.
4. Title and Subtitle	<del></del>	5. Report Date
Field Programmable Gate A for Space-Flight Applicat	rrays: Evaluation Report	September 15, 1992
Tor Space-ringing Applicat	ion	6. Performing Organization Code
7. Author(s) Mike Sandor, Mike Davarpa	nah, Kamal Soliman, et al	8. Performing Organization Report No
9. Performing Organization Name		10. Work Unit No.
JET PROPULSION LA California Instit 4800 Oak Grove Dr	ute of Technology	11. Contract or Grant No. NAS7-918
Pasadena, Califor		13. Type of Report and Period Covered
12. Sponsoring Agency Name and A		JPL Publication
NATIONAL AERONAUTICS AND Washington, D.C. 20546  15. Supplementary Notes	SPACE ADMINISTRATION	14. Sponsoring Agency Code RE65 FY42638000617: 50% RE256 BP45157BAFA00: 50%
logic building blocks avai users find FPGA's attracti development costs and shor is interested in incorpora in space applications. To	ly are interconnected. The lable, and the high gate ve. These attributes are tening the development cy ting this new generation this end a consortium was performance of FPGA's.	ty in the logic modules they e flexibility, the number of densities achievable are why important in reducing product cle. The aerospace community of field programmable technology s formed to evaluate the quality, This report presents the test .
7. Key Words (Selected by Author(s) Components		on Statement ied Unlimited
9. Security Classif. (of this report)	20. Security Classif. (of this	page) 21. No. of Pages 22. Price
Unclassified	Unclassified	279

· · · **, }**(•\*<sup>(3)</sup>